### Early Performance Verification of Embedded Inferencing Systems using open-source SystemC NVIDIA MatchLib

Herbert Taucher, Siemens CT Russell Klein, Mentor





## Disclaimer

- Subject to changes and errors. The information given in this document only contains general descriptions and/or performance features which may not always specifically reflect those described, or which may undergo modification in the course of further development of the products. The requested performance features are binding only when they are expressly agreed upon in the concluded contract.
- All product designations, product names, etc. may contain trademarks or other rights of Siemens AG, its affiliated companies or third parties. Their unauthorized use may infringe the rights of the respective owner.





### Code Samples Disclaimer

• Code samples in this presentation are for illustrative purposes only and are not to be considered complete and compilable. Simplifications have been made for the sake of clarity and brevity. For example, type casts, declarations, and irrelevant parameters have been removed to allow for a clearer presentation of the underlying concepts and algorithms. Not all code samples will be presented at DVCon Europe on October 29, 2019 due to time constraints. The complete code set is intended to be made available as an example with the "Catapult" high-level synthesis product at some time after the presentation at DVCon.





© Accellera Systems Initiative

## Agenda

- The need for early performance verification
- What is MatchLib?
- Communication channels in MatchLib
- Modeling AXI in MatchLib
- A real-world example, the "wake word"





#### Performance Analysis for HLS Design Flow

Motivation for performance analysis

Introduction to use case

Module/kernel level vs system level performance aspects

- 2 Module/kernel level performance analysis
- <sup>3</sup> System level performance analysis
- 4 Summary





## YOLO<sup>1</sup> v3 as a low-complexity use case for a Highlevel Synthesis flow to HW-accelerate AI workloads

#### HLS-ready C++ library for Mentor Catapult

- Systolic array based NN inference accelerator
- Optimization for max-pooling
- Flexible reduced precision fixed-point data format
- Supporting FPGA and ASIC/SoC

#### AI optimization and exploration framework

- Graph optimization
- Retraining to recover reduced precision losses
- Exploration of optimized accelerator configuration for defined performance and resource constraints

1- 'You only look once: Unified, real-time object detection', CVPR 2016, Redmon et al http://pjreddie.com/darknet/yolo







#### **Output-stationary Systolic Array micro-architecture** for CNN acceleration



- keeps routing guite local
- is highly scalable

02

о3

i8 i6 i5

i6 i7



## System performance depends on more than just the Systolic Array kernel performance





#### **Pre-processing**

- Interfacing with the camera and frame format
- Extracting frames to process with CNN
- Scaling resolution of camera to CNN

#### **Processing the CNN**

- Tiling the layers
- Managing the data to be transferred back and forth
- Non-convolution layers

#### **Post-processing**

- Map bounding-boxed into frames
- Scale resolution to be displayed





#### A complex architecture embeds the Systolic Array Kernel



SYSTEMS INITIATIVE

2019

#### Performance Analysis for HLS Design Flow

Motivation for performance analysis

Introduction to use case

Module/kernel level vs system level performance aspects

- 2 Module/kernel level performance analysis
- <sup>3</sup> System level performance analysis
- 4 Summary





## SCVerify automates verification of implementation and performance analysis

# Weight RAM

#### **Functional Verification**

- to verify functional correctness of accelerator kernel algorithm
- at high simulation performance



#### Verification of Implementation

- to verify non-functional correctness on top of functional correctness
- verification of "kernel-performance"





## System-level models integrating the Systolic Array kernel uncover potential parallelism and bottlenecks







## Performance of individual paths vary to some extent depending on layer configuration of CNN





#### Detailed analysis of performance of individual paths

- Clock cycle accurate for RTL
- Full visibility into all details of "HLS-part" in RTL
- Final performance of implementation only available after Place&Route
- Approximate timing for compute subsystem modeled in QEMU

#### Identification and optimization of parallel paths

- Considering modeling uncertainties of high-level models
- Extending with layer-based scaling approach for all configurations
- Reduced order model as input for automated architecture exploration (design space exploration)





## Some performance figures for simulation of a "2-tiles-sequence"

#### Module-level simulation performance is quite high

- 10min simulation for 4ms real-time
- ~150.000x slower than real-time





#### System-level simulation performance

- 1h48min for 119ms real-time
- ~6.500.000x slower than real-time
- ~40x slower than module-level simulation



App SW Linux CREMU Crew Linux Crew Model Crew Model Crew Model





#### Performance Analysis for HLS Design Flow

Motivation for performance analysis

Introduction to use case

Module/kernel level vs system level performance aspects

- 2 Module/kernel level performance analysis
- <sup>3</sup> System level performance analysis
- 4 Summary





## Key takeaways

- System performance depends on module-level performance and system integration.
- Multi-disciplinary (HW, SW and application) expertise is required!
- Either micro-architecture expertise or optimized reference designs/libraries crucial for HLS implementation flows.

 Abstract system-level simulation models are key for analysis and optimization of system integration and parallelism in heterogeneous compute systems





2

1

## What is MatchLib?

- <u>Modular Approach To Circuits and Hardware Library</u>
- Developed by nVidia Labs while creating a machine learning accelerator
  - Needed a more abstract method for simulating system behavior
  - Needed to be able to closely (but not exactly) model performance
- Needed to evaluate many different architectures for performance and power
  - Could not afford to design them all in RTL
  - Could not afford to be significantly wrong





## What is MatchLib?

- Library of reusable models and functions
  - Encapsulate verified functionality
  - Encapsulate QoR optimized implementation
  - Heavy use of templates and parameterization
- Common HW components modeled as
  - C++ functions: datapath description
  - C++ classes: state updating methods
  - SystemC modules: self contained modules
- Testbench components





## MatchLib Addresses Complexity and Risk

- The complexity/risk in many of today's advanced HW designs has shifted from the past.
- Today's HW designs often process huge sets of data, with large intermediate results.
  - Machine Learning
  - Computer Vision
  - 5G Wireless
- The design of the memory/interconnect architecture and the management of data movement in the system often has more impact on power/performance than the design of the computation units themselves.
- Evaluating and verifying memory/interconnect architecture at RTL level is not feasible:
  - Too late in design cycle
  - Too much work to evaluate multiple candidate architectures.
- The most difficult/costly HW (& HW/SW) problems are found during system integration.
  - If integration first occurs in RTL, it is very late and problems are very costly.
  - MatchLib lets integration occur early when fixing problems is much cheaper.





## Key Parts of MatchLib

- "Connections"
  - Synthesizable Message Passing Framework
  - SystemC/C++ used to accurately model concurrent IO that synthesized HW will have
  - Automatic stall injection enables interconnect to be stress tested at C++ level
- Parameterized AXI4 Fabric Components
  - Router/Splitter
  - Arbiter
  - AXI4 <-> AXI4Lite
  - Automatic burst segmentation and last bit generation
- Parameterized Banked Memories, Crossbar, Reorder Buffer, Cache
- Parameterized NOC components





## MatchLib Channels

- A set of classes for passing messages
- Channel types
  - Combinational
  - Bypass
  - Pipeline
  - Buffer
  - Network (NoC)
- Functions
  - Push(), PushNB()
  - Pop(), PopNB()







### **Timing Accuracy Across Abstractions**

- One model for simulation, another for synthesis
  - To properly model timing, non-synthesizable constructs are needed
  - 2 implementations are used for the base classes
    - All protocols built on this will inherit these characteristics



A Modular Digital VLSI Flow for High-Productivity SoC Design, DAC 2018, Khailany, et al





## MatchLib AXI4

- Class that models the AXI-4 protocol using a combinatorial channel
- Configurable for
  - Width of address, data, ID, and user fields
  - Optional read response and "last" signal
- Access classes
  - axi::axi4<Cfg>::read::master and axi::axi4<Cfg>::read::slave
  - axi::axi4<Cfg>::write::master and axi::axi4<Cfg>::write::slave
- Current version only performs full bus-width accesses
  - We extended these class with read\_xx and write\_xx methods for partial bus width accesses





#### AXI4 Bus Fabric using Matchlib



/\*\*
 \* \* \brief fabric module
\*/
#pragma hls\_design top
class fabric : public sc\_module, public local\_axi {
public:
 sc\_in<bool> INIT\_S1(clk);
 sc\_in<bool> INIT\_S1(rst\_bar);
 r\_master INIT\_S1(r\_master0);
 w\_master INIT\_S1(r\_master0);
 r\_master INIT\_S1(r\_master1);
 w\_master INIT\_S1(r\_slave0);
 r\_slave INIT\_S1(r\_slave0);
 Connections::Out<bool> INIT\_S1(dma0 done);

Connections::Out<bool> INIT\_S1(dmal\_done);

Blue boxes are Matchlib Components







#### AXI4 Bus Fabric using Matchlib – Test #0



Test #0: Concurrently, DMA0 reads/writes to RAM0 DMA1 reads/writes to RAM1





© Accellera Systems Initiative

#### AXI4 Bus Fabric Test #0 Logs

#### AS SystemC AS RTL 0 s top Stimulus started # 0 s top Stimulus started 6 ns top Running FABRIC TEST # : 0 # 6 ns top Running FABRIC TEST # : 0 44 ns top.ram0 ram read addr: 000000000 len: 0ff # 55 ns top/ram0 ram write addr: 000002000 len: 0ff 44 ns top.ram0 ram write addr: 000002000 len: 0ff # 60 ns top/ram1 ram write addr: 000002000 len: 0ff 49 ns top.ram1 ram write addr: 000002000 len: 0ff # 68 ns top/ram0 ram read addr: 000000000 len: 0ff 49 ns top.ram1 ram read addr: 000000000 len: 0ff # 70 ns top/ram1 ram read addr: 000000000 len: 0ff 304 ns top.ram0 ram read addr: 000000800 len: 03f # 340 ns top/ram0 ram write addr: 000002800 len: 03f 309 ns top.ram1 ram read addr: 000000800 len: 03f # 342 ns top/ram1 ram write addr: 000002800 len: 03f 311 ns top.ram0 ram write addr: 000002800 len: 03f # 343 ns top/ram0 ram read addr: 000000800 len: 03f 316 ns top.ram1 ram write addr: 000002800 len: 03f 345 ns top/ram1 ram read addr: 000000800 len: 03f 385 ns top dma done detected. 1 1 # 414 ns top dma done detected. 1 1 385 ns top start time: 46 ns end time: 385 ns # 414 ns top start time: 55 ns end time: 414 ns 385 ns top axi beats (dec): 320 414 ns top axi beats (dec): 320 385 ns top elapsed time: 339 ns # 414 ns top elapsed time: 359 ns 385 ns top beat rate: 1059 ps # 414 ns top beat rate: 1122 ps 385 ns top clock period: 1 ns # 414 ns top clock period: 1 ns 425 ns top finished checking memory contents # 454 ns top finished checking memory contents





#### **AXI4 Fabric Waveforms**

_ar_msg/addr	32'h00000800	0000000						00000800		
_ar_msg/id	4'h0	0								
_ar_msg/len	8'h3f	00 (ff						( 3f		
_r_msg/data	64'h00000000	000000000							0000000	0000
_r_msg/id	4'h0	0								
_r_msg/last	1'h1						ſ	1		
_r_msg/resp	2'h0	0								
_ar_msg/addr	32'h00000800	0000000						100000800		
_ar_msg/id	4'h0	0								
_ar_msg/len	8'h3f	00 Åff						,¦3f		
_r_msg/data	64'h00000000	0000000000							000000	0000
_r_msg/id	4'h0	0								
_r_msg/last	1'h1									
_r_msg/resp	2'h0	0								
ar_msg/addr	32'h00000000	0000000								
aw_msg/addr	32'h00002800	00000000 (0000)	2000					00002800		
aw_msg/id	4'h0	0								
aw_msg/len	8'h3f	00 (ff						(3f		
b_msg/id	4'h0	0								
b_msg/resp	2'h0	0								
w_msg/data	64'h00000000	0000000000							000000	0000
w_msg/last	1'h1									
w_msg/wstrb	8'h00	00								
aw_msg/addr	32'h00002800	00000000 (000	002000					<u>100002800 (</u>		
aw_msg/id	4'h0	0								
aw_msg/len	8'h3f	00 Åff						<u>, 3f</u>		
b_msg/id	4'h0	0								
b_msg/resp	2'h0	0								
w_msg/data	64'h00000000	00000000000								0000
w_msg/last	1'h1									
_w_msg/wstrb	8'h00	00								
Now	425 ns	) ns	100	ns	200	IIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIII	300	Ins	400	IIII Ins

SystemC

#### RTL







#### AXI4 Bus Fabric using Matchlib – Test #1



Test #1: Concurrently, DMA0 reads/writes to RAM0 DMA1 reads from RAM1 and writes to RAM0 Note contention on RAM0 writes





© Accellera Systems Initiative

#### AXI4 Bus Fabric Test #1 Logs

#### As SystemC As RTL 0 s top Stimulus started # 0 s top Stimulus started 6 ns top Running FABRIC TEST # : 1 # 6 ns top Running FABRIC TEST # : 1 44 ns top.ram0 ram read addr: 000000000 len: 0ff # 55 ns top/ram0 ram write addr: 000002000 len: 0ff 44 ns top.ram0 ram write addr: 000002000 len: 0ff # 68 ns top/ram0 ram read addr: 000000000 len: 0ff 49 ns top.ram1 ram read addr: 000000000 len: 0ff # 70 ns top/ram1 ram read addr: 000000000 len: 0ff 304 ns top.ram0 ram read addr: 000000800 len: 03f # 335 ns top/ram0 ram write addr: 000006000 len: 0ff 308 ns top.ram0 ram write addr: 000006000 len: 0ff # 343 ns top/ram0 ram read addr: 000000800 len: 03f 560 ns top.ram1 ram read addr: 000000800 len: 03f # 598 ns top/ram1 ram read addr: 000000800 len: 03f 566 ns top.ram0 ram write addr: 000002800 len: 03f # 598 ns top/ram0 ram write addr: 000002800 len: 03f # 670 ns top/ram0 ram write addr: 000006800 len: 03f 632 ns top.ram0 ram write addr: 000006800 len: 03f 701 ns top dma done detected. 1 1 # 736 ns top dma done detected. 1 1 701 ns top start time: 46 ns end time: 701 ns # 736 ns top start time: 55 ns end time: 736 ns 701 ns top axi beats (dec): 320 # 736 ns top axi beats (dec): 320 701 ns top elapsed time: 655 ns # 736 ns top elapsed time: 681 ns 701 ns top beat rate: 2047 ps # 736 ns top beat rate: 2128 ps 701 ns top clock period: 1 ns # 736 ns top clock period: 1 ns 741 ns top finished checking memory contents # 776 ns top finished checking memory contents





## Wake Word

- Microphone "listens" for set of phrases that will turn on complete system for user interaction
  - E.g. "Hey Google!" or "Alexa"
- Needs to be very low power for battery powered systems, as it runs continuously
- Example system:
  - Processes 1 second of audio data
    - 16,000 samples per second
    - Processes a rolling sample every 20 milliseconds
  - Performs an MFCC to get a spectral signature of the audio sample
    - <u>M</u>el-<u>F</u>requency <u>C</u>epstrum <u>C</u>oefficients, energy levels of human audible frequencies
  - Uses machine learning techniques to match sample against set of 10 known keywords





#### Wake Word Audio Pre-processing





© Accellera Systems Initiative

ERENCE AND EXHIBIT

#### Wake Word Neural Network



'cnn-one-fstride4' from 'Convolutional Neural Networks for Small-footprint Keyword Spotting': http://www.isca-speech.org/archive/interspeech\_2015/papers/i15\_1478.pdf





#### Wake Word Design



SYSTEMS INITIATIVE



## System Modeling

- Stimulus
  - Pre-sampled waveform of 2 minutes (6000 inferences)
- Not modeling mfcc(), other than calling a C function
  - A complete analysis of mfcc warrants a complete tutorial on it's own
  - Assumed to be instantaneous and zero power  $\textcircled{\odot}$
- System C models for
  - Bus Fabric using MatchLib connections for AXI4
  - Accelerator
  - Memory
- C models for
  - Rocket core (SPIKE)
  - UART
  - MFCC and audio input (with System C interface to put spectral data into system memory)





#### **Bus Fabric Declaration**







#### **Top Level Design**






#### Neural Network

378	
379	<pre>void neural_network() {</pre>
380	
381	feature_type probabilities[WORDS];
382	tb_w_master1.reset();
383	<pre>tb_r_master1.reset();</pre>
384	
385	wait();
386	
387	while (1) {
388	wait(data_ready);
389	
390	LOG("inference started");
391	compute_inference(feature_map, weight_data, probabilities);
392	<pre>for (int i=0; i<words; i++)="" pre="" {<=""></words;></pre>
393	printf("prob[%d]: %f \n", i, probabilities[i] * 100.0);
394	}
395	LOG("inference completed");
396	}
397	}
398	





#### **Compute Inference**

310 311 212	void compute_inference(feature_type *feature_map, weight_type *weights, feature_type *probabilities)	Weights, feature map and intermediate results all in one memory instance
313 314	<pre>weight_memory *wm = (weight_memory *) FEATURE_MAP_BASE + sizeof(feature_memory); scratch_memory *sm = (scratch_memory *) weight_memory + sizeof(weight_memory);</pre>	
315 316 317	conv2d(feature_map, wm->convolution_filter, sm->conv_out);	
318 319	bias_add(sm->conv_out, wm->bias_0, sm->bias0_out); relu((sm->bias0_out, sm->relu_out);	
320 321 322	matmul(sm->relu_out, wm->factor_1, sm->matmul1_out); bias_add(sm->matmul1_out, wm->bias_1, sm->bias1_out);	
323 324 325	matmul(sm->bias1_out, wm->factor_2, sm->matmul2_out); bias_add(sm->matmul2_out, wm->bias_2, sm->bias2_out);	
326 327 328	matmul(sm->bias2_out, wm->factor_3, sm->matmul3_out); bias_add(sm->matmul3_out, wm->bias_3, sm->bias3_out);	
329 330 331	<pre>softmax(sm-&gt;bias3_out, probabilities); }</pre>	





#### Memory Map Struct Overlays

```
62
63
       Memory layouts
64 //
65
66
67
68
   typedef struct weight_struct {
                        convolution_filter [FILTER_CHANS][FILTER_ROWS][FILTER_COLS];
69
       weight_type
70
       weight_type
                        factor_1
                                           [F1_ROWS][F1_COLS];
71
       weight_type
                       factor_2
                                           [F2_ROWS][F2_COLS];
72
       weight_type
                        factor_3
                                           [F3_ROWS][F3_COLS];
73
       weight_type
                        bias_0
                                           [B0_ROWS][B0_COLS];
74
       weight_type
                        bias_1
                                           [B1_ROWS][B0_COLS];
75
       weight_type
                        bias_2
                                           [B2_ROWS][B0_COLS];
76
                                           [B3_ROWS][B0_COLS];
       weight_type
                        bias 3
77
   } weight_memory;
78
79
   typedef struct feature_struct {
80
       feature_type
                        features
                                           [CHANNELS][SPECTRA][SAMPLES];
   } feature_memory;
81
82
83 typedef struct scratch_struct {
84
       feature_type
                        conv_out
                                           [CONV_OUT_CHANS][CONV_OUT_ROWS][CONV_OUT_COLS];
85
       feature_type
                        relu_out
                                           [R1_ROWS][R1_COLS];
                                           [B0_ROWS][B0_COLS];
86
       feature_type
                       bias0_out
87
       feature_type
                       bias1_out
                                           [B1_ROWS][B1_COLS];
88
       feature_type
                       bias2_out
                                           [B2_ROWS][B2_COLS];
89
                                           [B3_ROWS][B3_COLS];
       feature_type
                       bias3_out
90
       feature_type
                       matmul1_out
                                           [P1_ROWS][P1_COLS];
91
                       matmul2_out
                                           [P2_ROWS][P2_COLS];
       feature_type
92
                       matmul3_out
                                           [P3_ROWS][P3_COLS];
       feature_type
93
   } scratch_memory;
94
95
96
```





#### Memory Accesses







# Naïve Implementation

- Take a software implementation and directly convert it to SystemC
  - No accommodation for data flows or caching
  - No pipelining or explicit parallelism
- Each inference runs 2.5 million AXI transactions
  - Not burst transactions, one word access per bus cycle
  - Does not use full width of data bus
- Requires 2.9 GHz to do real-time inferencing
- Solution:
  - Get 16 adjacent data elements at a time and cache locally for computations





# **Cached Operation**



#### Original code

Change needs to be done for all operations, convolution, matrix multiply, etc.



#### Cached version





# **Cached Operation**

- Instead of moving each data word as it is needed, a burst of 16 words is performed and it is cached locally
- Improves performance significantly
  - Approximately 19X faster, from improved bus utilization
- Memory is the bottleneck
  - Features, weights, and intermediate results are all stored in AXI memory
  - 64 bits per clock is maximum data movement
- Solution:
  - Move intermediate results and weight memory off AXI bus to local connection to accelerator
  - With no arbitration, expanding memory width is not too expensive





#### Wake Word Design







SYSTEMS INITIATIVE

#### Instantiate Additional Memories







#### **Define Memory Regions**



#### Original code

#### Local memories





#### **Memory Access Routines**





DESIGN AND VERIFIC

CONFERENCE AND EXHIBITION

## **Banked Memories**

- Data for weights and intermediate results are accessed over wider buses, and in separate memories, not arbitrated
  - Performance ~6X faster
- Different widths of memories and size of caches can be explored for area/performance tradeoffs
- Further optimization can be achieved by structural pipelining of the algorithm





# Create Separate Threads

- Convolution consumes 75% of the time for an inference
  - Can be pipelined with remaining calculations
- Move convolution to a separate thread
  - Separate threads enables HLS to synthesize pipelined implementation
  - Break weight and scratchpad memories into 2 separate regions to avoid contention
  - Create "ping-pong" buffers between convolution and matrix multiplies
  - Add sync signals between threads





#### **Pipelined Inferencing**



SYSTEMS INITIATIVE

# Summary of Results

- All weights in main memory, naïve algorithm, no caching
  - ~2.9 GHz needed to perform real-time
- 16 word bursts, local caching of data
   ~157 MHz
- Move coefficient data to local memory (local to inference block)
   ~33 MHz
- Pipeline convolution with matrix multiplies
  - ~26 MHz
  - Latency increases from 20 ms to 27 ms





# SystemC to RTL Synthesis

- High level synthesis converts abstract C or SystemC to synthesizable RTL
- MatchLib connection and AXI components are synthesizable through Catapult HLS compiler
  - Algorithmic code describing data transformations can be synthesized too
- Resulting RTL will closely match performance of the SystemC
  - MatchLib communications are clock cycle accurate
  - System is assumed to be I/O bound
- nVidia saw SystemC performance at +/- 3% compare to RTL
  - While simulation run-times were 30 times faster<sup>1</sup>

1 - A Modular Digital VLSI Flow for High-Productivity SoC Design, DAC 2018, Khailany, et al





## Simulation Performance vs. RTL



SystemC is 23.9 times faster, on average (untimed SystemC was less than 1 second for all cases) Performance predicted by SystemC is averages +/- 11% of RTL results (2.8% discounting naïve)





© Accellera Systems Initiative

## **Power Consumption**

- In a MatchLib flow HSL synthesis can be used to create an equivalent design at any time.
  - This can be run through RTL synthesis and place and route to perform power analysis using traditional EDA tools
- Once a candidate architecture is created, power estimates can be derived without an expensive, time consuming RTL design cycle





#### **Peak Power Analysis**







## **Reduced Precision**

- Reduces amount of data that needs to be moved
  - For wake word algorithm 3 MB for 32 bit weights becomes 0.75 MB for 8 bit weights
- Reduces size of operations (multipliers)
  - 8 bit multipliers are about 1/16th the area of 32 bit multipliers, and consume 1/20<sup>th</sup> the power
- There is a corresponding reduction in power
  - For both data movement and calculations





Cost of Operations

Energy numbers are from Mark Horowitz "Computing's Energy Problem (and what we can do about it)", ISSCC 2014





57

## Accuracy vs. Bit Width for CNN



- For ResNET
  - 32-bit weights improves accuracy by less than 0.1% over 8-bit weights



# **Power Optimization Options**

- Move from floating point to fixed point math operations
- Reduce bit representation of weights and features
- Reduce number of samples in spectral data
- Reduce number of frequencies computed in spectral data
- Reduce number of inference per second

This work will show up in a future tutorial







# MatchLib

- Based on a powerful message passing framework
- Allows meaningful performance measurement of a system early in the design cycle
- With abstract models for computational elements, delivers fast simulation performance
- With HLS enables an automated path to RTL implementation
  - Ensuring consistency between high level simulations and RTL
  - Facilitating power analysis and optimization
- Open source
- Proven
  - Used by nVidia during the development of AI hardware accelerators







# A Siemens Business

www.mentor.com



#### Contact page

**Russell Klein** HLS Platform Director Mentor

8005 SW Boeckman Rd Wilsonville, OR, 97070 U.S.A.

Phone: +1 503-685-1416 Mobile: +1 971-832-4155

E-mail: Russell\_Klein@mentor.com

Mentor.com/catapult





## Contact page

Published by Siemens

Herbert Taucher Head of Research Group Electronic Design Corporate Technology

Siemensstraße 90 1210 Vienna Austria

Phone: +43 51707 37626 Mobile: +43 664 80117 37626

E-mail: herbert.taucher@siemens.com

siemens.com









**Bonus Material** 

#### MATCHLIB ARCHITECTURAL EXAMPLE







#### Simple Example of HW Architectural Model using SC + Matchlib



DUT







# spark\_plug\_producer

```
15 class spark plug producer : public sc module {
16 public:
     sc in<bool>
                                     INIT S1(clk);
17
     Connections::Out<spark plug t> INIT S1(spark plugs);
18
19
20
     SC CTOR(spark plug producer) {
       SC THREAD(main);
21
22
       sensitive << clk.pos();</pre>
23
     }
24
25
     void main() {
26
       int count=0;
27
28
       while (1) {
29
         spark plug t spark plug;
         spark plug.spark plug = count++;
30
31
         spark plugs.Push(spark plug);
32
         wait(3);
33
         if (rand() & 1)
34
           wait(3);
35
       }
36
    }
37 };
```

Source: Mentor Graphics, 2019

#### produces new spark\_plug every 3-6 seconds





#### engine\_producer

```
39 class engine producer : public sc module {
40 public:
    sc in<bool>
                                INIT S1(clk);
41
42
     Connections::Out<engine_t> INIT_S1(engines);
43
    SC CTOR(engine producer) {
44
45
      SC THREAD(main);
       sensitive << clk.pos();</pre>
46
47
     }
48
49
    void main() {
50
      int count=0;
51
52
      while (1) {
53
      engine t engine;
54
        engine.engine = count++;
55
        engines.Push(engine);
56
        wait(20);
57
       }
58
     }
59 };
```

Source: Mentor Graphics, 2019

#### produces new engine every 20 seconds





#### chassis\_producer

```
61 class chassis producer : public sc module {
62 public:
     sc in<bool>
                                    INIT S1(clk);
63
64
     Connections::Out<chassis t>
                                    INIT S1(chassis out);
65
66
     SC CTOR(chassis producer) {
67
       SC THREAD(main);
       sensitive << clk.pos();</pre>
68
69
     }
70
71
     void main() {
72
       int count=0;
73
74
       while (1) {
75
      chassis t chassis;
76
         chassis.chassis = count++;
77
         chassis out.Push(chassis);
78
         wait(25);
79
80
     }
81 };
0.2
Source: Mentor Graphics, 2019
```

#### produces new chassis every 25 seconds





#### car\_consumer

```
83 class car consumer : public sc module {
84 public:
      sc in<bool>
                               INIT S1(clk);
 85
      Connections::In<car t> INIT S1(cars);
 86
87
88
      SC CTOR(car consumer) {
        SC THREAD(main);
89
        sensitive << clk.pos();</pre>
90
91
      }
92
93
      void main() {
94
        int count = \Theta;
 95
        while (1) {
 96
          cars.Pop();
 97
          ++count;
          LOG("got car # " << count);
98
          if (count == 10)
99
100
          {
101
            LOG("total cars produced: " << count);
            LOG("time per car: " << sc time stamp() / count);</pre>
102
103
            sc stop();
104
105
106
      }
107 };
```

Source: Mentor Graphics, 2019

#### consumes cars as quickly as possible





#### Simple car\_factory

139 #if defined(SIMPLE) 140 class car factory : public sc module { 141 public: sc in<bool> 142 INIT S1(clk); Connections::In<spark plug t> INIT S1(spark plugs); 143 Connections::In<engine t> 144 INIT S1(engines); Connections::In<chassis t> INIT\_S1(chassis); 145 146 Connections::Out<car t> INIT S1(cars); 147 148 Connections::Combinational<engine t> INIT S1(finished engines); 149 150 spark plug robot INIT S1(spark plug robot1); engine install robot INIT S1(engine install robot1); 151 152 153 SC CTOR(car factory) 154 155 spark plug robot1.clk(clk); 156 spark plug robot1.spark plugs(spark plugs); 157 spark plug robot1.engines in(engines); 158 spark plug robot1.engines out(finished engines); 159 engine install robot1.clk(clk); 160 engine install robot1.chassis(chassis); 161 engine install robot1.engines(finished engines); 162 163 engine install robot1.cars(cars); 164 } 165 }; 166

```
Source: Mentor Graphics, 2019
```





#### spark\_plug\_robot

```
71 class spark plug robot : public sc module {
 72 public:
 73 sc in<bool>
                                       INIT S1(clk);
 74
     Connections::In<spark plug t>
                                      INIT S1(spark plugs);
 75 Connections::In<engine t>
                                       INIT S1(engines in);
     Connections::Out<engine t>
                                       INIT S1(engines out);
 76
     SC SIG(bool, busy);
 77
     SC SIG(bool, maintenance);
 78
 79
      SC CTOR(spark plug robot)
 80
 81
      {
 82
        SC THREAD(main);
 83
        sensitive << clk.pos();</pre>
 84
      }
 85
 86
      void main() {
 87
       int count = 0;
 88
        while (1) {
 89
           engine t engine in = engines in.Pop();
          for (int i=0; i < engine t::plugs; i++)</pre>
 90
              engine in.spark plugs[i] = spark plugs.Pop();
 91
 92
           busv = 1:
 93
           wait(60);
 94
           busy = \Theta;
 95
           engines out.Push(engine in);
 96
           if ((count++ & 1) && (rand() & 3))
 97
 98
             maintenance = 1;
 99
             wait(60);
100
             maintenance = 0;
101
102
103
10/ 1.
```

Source: Mentor Graphics, 2019



Consumes 4 spark\_plugs and 1 unfinished engine Produces finished\_engine after 60 seconds After every other engine, 75% of time needs 60 seconds of maintenance (ie idle time)



#### engine\_install\_robot

```
106 class engine install robot : public sc module {
107 public:
      sc in<bool>
                                    INIT S1(clk);
108
109
      Connections::In<chassis t>
                                    INIT S1(chassis);
110
      Connections::In<engine t>
                                    INIT S1(engines);
      Connections::Out<car t>
111
                                    INIT S1(cars);
112
      SC SIG(bool, busy);
113
114
      SC CTOR(engine install robot)
115
      {
116
        SC THREAD(main);
        sensitive << clk.pos();</pre>
117
118
      }
119
120
      void main() {
121
        while (1) {
122
          car t car;
123
          car.chassis = chassis.Pop();
124
          car.engine = engines.Pop();
          busy = 1;
125
126
          wait(30);
127
          busy = \Theta;
128
          cars.Push(car);
129
        }
130
131 };
 Source: Mentor Graphics, 2019
```

Consumes 1 chassis and 1 finished\_engine Produces car after 30 seconds




# Running simple car\_factory

107 s top.car\_consumer1 got car # 1
172 s top.car\_consumer1 got car # 2
300 s top.car\_consumer1 got car # 3
365 s top.car\_consumer1 got car # 4
433 s top.car\_consumer1 got car # 5
498 s top.car\_consumer1 got car # 6
626 s top.car\_consumer1 got car # 7
691 s top.car\_consumer1 got car # 8
759 s top.car\_consumer1 got car # 9
827 s top.car\_consumer1 got car # 10
827 s top.car\_consumer1 total cars produced: 10
827 s top.car\_consumer1 time per car: 82700 ms

Info: /OSCI/SystemC: Simulation stopped by user.

Goal is to produce each car in smallest amount of time





# Running simple car\_factory

🔢 Wave - Default 🚝																	
🐴 🗸	Msgs																
\top.car_factory1.spark_plug_robot1.busy\	1'h0								1								
\top.car factorv1.spark plug robot1.maintenance\	1'h1					T I			F				1				
\top.car factory1.engine install robot1.busy\	1'h0			h r													
	1'h1																
\top.car factory1.finished engines val\	1'h0																
top.car factory1.finished engines rdy\	1'h1																
top.car_factory1.finished_engines_msg.engine\	16'h0009	0000		L I	0001		10002	10003	3 (0	0004	10005		<u></u> μ0006	10007	10	008	<u> (ο</u>
庄 🔶 \top.car_factory1.finished_engines_msg.spark_plug0.s.,	. 16'h0024	0000		L I	0004		10008	10000	: (0	0010	10014		(0018	1001c	ΙO	020	<u> (ο</u>
🛨 🥠 \top.car_factory1.finished_engines_msg.spark_plug1.s	. 16'h0025	0000	1000	1 1	0005		10009	<u>, 0000</u>	1 (0	0011	(0015		(0019	1001d	ΙO	021	<u> (ο</u>
💽 🧇 \top.car_factory1.finished_engines_msg.spark_plug2.s	. 16'h0026	0000	1000	2 10	006		(000a	<u> ( οφο</u> ε	e (0	0012	(0016		(001a	(001e	10	022	<u> (ο</u>
💽 🔶 \top.car_factory1.finished_engines_msg.spark_plug3.s.,	. 16'h0027	0000	1000	)3 <u>(</u>	0007		( 000b	<u>, o</u> o o f	0	0013	10017		(001b	1001f	(0	023	<u> </u>
💠 \top.spark_plugs_val\	1'h1					Ш		_Щ				Ш	-μ				
💠 \top.spark_plugs_rdy\	1'h0								П							1	
🖅 🧇 \top.spark_plugs_msg.spark_plug\	16'h0029	<b>))))))))</b> )))))))))))))))))))))))))))	¢5 ∭∭ (O	009		())) 000d	0011	XXX oc	015 🛄	0019		XXX 001	ld #11002	1 1,00	25 II)	0029	
↓top.engines_val\	1'h1																
♦ \top.engines_rdy\	1'h0																
🖅 🧇 \top.engines_msg.engine\	16'h000b		00 <b>¦</b> 000	93		0004	(0005	10006	6 (C	0007		<u> 10008 x</u>	<u>10009</u>	<u>(000a</u>	i įo	00ь	
🖅 🔶 \top.engines_msg.spark_plug0.spark_plug\	16'h0000	0000															
.top.engines_msg.spark_plug1.spark_plug	16'h0000	0000															
	16'h0000	0000															
🖅 🧇 \top.engines_msg.spark_plug3.spa 🍋 plug\	16'h0000	0000															
🔷 \top.chassis_val\	1'h1																
\top.chassis_rdy\	1'h1																
🛨 🧇 \top.chassis_msg.chassis\	16'h000c	ĭ	0002	10003	<u> </u>	4	0	005	0006	<u>ï o¢</u>	07	0008	10	009	000a	1000	b )
\top.cars_val\	1'h1																
\top.cars_rdy\	1'h1																
• vtop.cars_msg.chassis.chassis	16'h0009	0000			1000	1	100	002	0003	<u>, 00</u>	04 J	0005	10	0 <b>0</b> 6 į	0007	<u>, 000</u>	8
• \top.cars_msg.engine.engine\	16'h0009	0000			<u>1000</u>	1	100	002	0003	<u> 100</u>	04 1	0005	10	0 <b>0</b> 6 į	0007	<u>1000</u>	8
••••• \top.cars_msg.engine.spark_plug0.spark_plug\	16'h0024	0000			<u>1000</u>	4	100	008	000c	<u> 100</u>	10 1	0014	10	018 <u> </u>	001c	<u>1002</u>	
top.cars_msg.engine.spark_plug1.spark_plug\	16'h0025	0000		10001	1000	5	100	009	000d	<u>, 00</u>	) <u>11 (</u>	0015	10	0 <u>19 ï</u>	001d	<u>1002</u>	
top.cars_msg.engine.spark_plug2.spark_plug\	16'h0026	0000		10002	1000	6	100	00a   1	000e	100	12 1	0016	10	01a (	001e	<u>1002</u>	2
Inula Viene Snula Viene anima nem eren tita entre al	007	0000	1 1	10003			- 100		nnnf					<u>116 ï</u>			<u>2 )</u>
Now Now	827 SEC	sec			200	sec			400 se	ec			600 sec			80	00 sec





# Sequential car\_factory

Helif defined(SEQUENTIAL) class car factory : public sc module { public: sc in<bool> INIT S1(clk); Connections::In<spark plug t> INIT S1(spark plugs); Connections::In<engine t> INIT S1(engines); Connections::In<chassis t> INIT S1(chassis); Connections::Out<car t> INIT S1(cars); SC CTOR(car factory) SC THREAD(main); sensitive << clk.pos();</pre> SC SIG(bool, spark\_plug\_robot\_busy); SC SIG(bool, spark plug robot maintenance); SC SIG(bool, engine install robot busy); void main() { spark plug t plugs[engine t::plugs]; int plug count = 0; engine t unfinished engine; int unfinished engine count = 0; engine t finished engine; int finished engine count = 0; chassis t chassis inst; int chassis count = 0; int spark ptug robot count = 0; while (1) { if (plug count < engine t::plugs)</pre> if (spark plugs.PopNB(plugs[plug count])) ++plug count; if (unfinished engine count == 0) if (engines.PopNB(unfinished engine)) ++unfinished engine count; if (chassis count == 0) if (chassis.PopNB(chassis inst)) ++chassis count;

#### Source: Mentor Graphics, 2019



```
if ((unfinished engine count == 1) && (plug count == engine t::plugs)
  && (finished engine count == 0))
finished engine = unfinished engine;
for (int i=0; i < engine t::plugs; i++)</pre>
   finished engine.spark plugs[i] = plugs[i];
spark plug robot busy = 1;
wait(60);
spark plug robot busy = 0;
if ((spark plug robot count++ & 1) && (rand() & 3))
{
  spark plug robot maintenance = 1;
  wait(60):
  spark plug robot maintenance = 0;
finished engine count = 1;
plug count = 0;
unfinished engine count = 0;
if ((finished engine count == 1) && (chassis count == 1))
 car t car;
  car.chassis = chassis inst;
 car.engine = finished engine;
 engine install robot busy = 1;
 wait(30);
 engine install robot busy = 0;
 cars.Push(car);
 finished engine count = 0;
 chassis count = 0;
wait();
```



# Running sequential car\_factory

106 s top.car\_consumer1 got car # 1
262 s top.car\_consumer1 got car # 2
361 s top.car\_consumer1 got car # 3
457 s top.car\_consumer1 got car # 4
556 s top.car\_consumer1 got car # 5
712 s top.car\_consumer1 got car # 6
811 s top.car\_consumer1 got car # 7
907 s top.car\_consumer1 got car # 8
1006 s top.car\_consumer1 got car # 9
1165 s top.car\_consumer1 got car # 10
1165 s top.car\_consumer1 total cars produced: 10
1165 s top.car\_consumer1 time per car: 116500 ms

Info: /OSCI/SystemC: Simulation stopped by user.

Car production time got worse!





# Running sequential car\_factory

Wave - Default 🚐					****							
<b>6</b> -	Msgs											
\top.car_factory1.spark_plug_robot_busy\	1'h0											
\top.car_factory1.spark_plug_robot_maintenance\	1'h0											
\top.car_factory1.engine_install_robot_busy\	1'h0		1						†∟ſ		╡┖────┤	
↓top.clk\	1'h1											
↓top.spark_plugs_val\	1'h1	Ш	ΤШ						†Ш		†Ш Т	
\top.spark_plugs_rdy\	1'h0		↓∩	↓	ſ		ſ	↓∩			_↓∩↓	
💶 🧇 \top.spark_plugs_msg.spark_plug\	16'h0029	∭∭ 0005	₩Х 0009	<u> </u>	0d 🗰 00	11 🚛 00	15 🗰 0019	∭,001d	₩ 0021	₩ 0025	111 0029	
/top.engines_val/	1'h1											
♦ \top.engines_rdy\	1'h0											
	16'h000b	<u>i i 0002</u>	<u>10003</u>	<u>1000/</u>	<u>i (000</u>	<u>5 % 0006</u>	<u>5 10007</u>	<u>10008</u>	<u>10009</u>	<u>,000a</u>	<u>1000b</u>	
	16'h0000	0000										
	16'h0000	0000										
top.engines_msg.spark_plug2.spark_plug\	16'h0000	0000										
	16'h0000	0000										
\top.chassis_val\	1'h1			· . ·					1.		I. I	
\top.chassis_rdy\	1'h0											
top.chassis_msg.chassis\	16'h000b	<u> </u>	<u>2 1 0003</u>	10004	<u>i (000</u>	<u>5 10006</u>	<u>5 10007</u>	10008	10009	<u> 1000a</u>	<u>1000b</u>	
\top.cars_val\	1'h1											
\top.cars_rdy\	1'h1											
top.cars_msg.chassis.chasles\	16'h0009	0000		10001	<u>, 1000</u>	<u>2 1,0003</u>	<u>10004</u>	10005	<u>10006</u>	<u>10007</u>	<u> 10008</u>	
top.cars_msg.engine.engine\	16'h0009	0000		10001	<u>, 1000</u>	<u>2 1,0003</u>	10004	10005	10006	10007	10008	
top.cars_msg.engine.spark_plug0.spark_plug\	16'h0024	0000		10004	<u>1000</u>	<u>3 1,000</u> ¢	10010	<u>10014</u>	<u>10018</u>	<u>1001c</u>	<u> 10020</u>	
top.cars_msg.engine.spark_plug1.spark_plug\	16'h0025	0000	10001	10005	1000	9 <u>1</u> 000d	<u>10011</u>	10015	10019	1001d	10021	
top.cars_msg.engine.spark_plug2.spark_plug\	16'h0026	0000	10002	10006	<u>i (000</u>	a <u>(</u> 000e	10012	10016	1001a	1001e	10022	
top.cars_msg.engine.spark_plug3.spark_plug\	16'h0027	0000	10003	<u>10007</u>	<u>i 000</u>	<u>j000f</u>	<u>į 0013</u>	<u>į</u> 0017	1001b	<u>1001</u> f	10023	





# How do we fix the car\_factory architecture?

- Primary problem in "simple" car\_factory is overutilization of spark\_plug\_robot
- Obvious solution: add another spark\_plug\_robot



### concurrent car\_factory



DUT





# spark\_plugs\_split and engines\_split

```
class spark plugs split : public sc module {
public:
 sc in<bool>
                                     INIT S1(clk);
  Connections::In<spark plug t>
                                     INIT S1(spark plugs in);
  Connections::Out<spark plug t>
                                     INIT S1(spark plugs out1);
  Connections::Out<spark plug t>
                                     INIT S1(spark plugs out2);
  SC CTOR(spark plugs split)
    SC THREAD(main):
    sensitive << clk.pos();</pre>
  }
  void main() {
   while (1) {
      spark plug t spark plug = spark plugs in.Pop();
     while (1) {
        if (spark plugs out1.PushNB(spark plug))
          break;
        if (spark plugs out2.PushNB(spark plug))
          break;
        wait();
```

class engines\_split : public sc\_module {

```
public:
  sc in<bool>
                                 INIT S1(clk);
  Connections::In<engine t>
                                 INIT S1(engines in);
                                 INIT S1(engines out1);
  Connections::Out<engine t>
  Connections::Out<engine t>
                                 INIT S1(engines out2);
  SC CTOR(engines split)
    SC THREAD(main);
    sensitive << clk.pos();</pre>
  }
  void main() {
   while (1) {
      engine t engine = engines in.Pop();
      while (1) {
        if (engines out1.PushNB(engine))
          break;
        if (engines out2.PushNB(engine))
          break;
        wait();
```



Source: Mentor Graphics, 2019



};

#### engines\_merge

```
class engines merge : public sc module {
public:
  sc in<bool>
                                  INIT S1(clk);
  Connections::In<engine t>
                                  INIT S1(engines in1);
                                  INIT_S1(engines_in2);
  Connections::In<engine t>
  Connections::Out<engine t>
                                  INIT S1(engines out);
  SC CTOR(engines merge)
    SC THREAD(main);
    sensitive << clk.pos();</pre>
  }
  void main() {
    while (1) {
      engine t engine;
      while (1) {
        if (engines in1.PopNB(engine))
          break;
        if (engines in2.PopNB(engine))
          break;
        wait();
      engines out.Push(engine);
};
```

Source: Mentor Graphics, 2019





# Running concurrent car\_factory

109 s top.car\_consumer1 got car # 1
157 s top.car\_consumer1 got car # 2
187 s top.car\_consumer1 got car # 3
220 s top.car\_consumer1 got car # 4
295 s top.car\_consumer1 got car # 5
343 s top.car\_consumer1 got car # 6
373 s top.car\_consumer1 got car # 7
406 s top.car\_consumer1 got car # 8
481 s top.car\_consumer1 got car # 9
529 s top.car\_consumer1 got car # 10
529 s top.car\_consumer1 total cars produced: 10
529 s top.car\_consumer1 time per car: 52900 ms

Info: /OSCI/SystemC: Simulation stopped by user.

Big improvement in car production time!





# Running concurrent car\_factory

🔢 Wave - Default 🚈					
	Msgs				
<ul> <li>\top.car_factory1.spark_plug_robot1.busy\</li> <li>\top.car_factory1.spark_plug_robot1.maintenance\</li> <li>\top.car_factory1.spark_plug_robot2.busy\</li> <li>\top.car_factory1.spark_plug_robot1.busy\</li> <li>\top.car_factory1.spark_plug_robot1.busy\</li> <li>\top.car_factory1.engine_install_robot1.busy\</li> <li>\top.cars_msg.engine.engine\</li> <li>\top.cars_msg.engine.spark_plug0.spark_plug\</li> <li>\top.cars_msg.engine.spark_plug1.spark_plug\</li> <li>\top.cars_msg.engine.spark_plug1.spark_plug\</li> <li>\top.cars_msg.engine.spark_plug3.spark_plug\</li> </ul>	1'h1 1'h0 1'h1 1'h1 1'h1 1'h1 16'h0009 16'h0022 16'h0023 16'h0028 16'h0029	0000 0000 0000 0000 0000 0000 0000 X0 0000 X0	X 0003 X 0001 X 0005 X 0002 X 0006 X 0004 X 000a X 000e 0001 X 0007 X 0005 X 000b X 000e 0002 X 0008 X 000c X 0010 X 0014 0003 X 0009 X 000d X 0011 X 0015	X0006 X0004 X0007 X0008 X X0012 X0016 X001a X001e X X0013 X0017 X001b X001e X X0018 X001c X0020 X0024 X X0019 X001d X0021 X0025 X	<ul> <li>Both spark_plug_robots busy at same time</li> <li>Better utilization</li> <li>Output order of engines and plugs no longer matches input order</li> </ul>



