Does It Pay Off To Add Portable Stimulus Layer On Top Of UVM IP Block Test Bench?

Xia Wu, Team Lead, Syosil ApS, Taastrup, Denmark (<u>xia@syosil.com</u>) Jacob Sander Andersen, CTO, Syosil ApS, Taastrup, Denmark (<u>jacob@syosil.com</u>) Ole Kristoffersen, Project Manager, Ericsson Lund, Sweden (ole.kristoffersen@ericsson.com)









Background

- Portable stimulus has becoming the emerging trend
 - Reusable stimulus and test
 - Aiming at faster functional coverage closure
 - Uniform way of understanding and test the requirements
- Accellera System Initiatives announced the release of the Portable Test and Stimulus Standard (PSS) on June 2018
- Support PSS domain specific language(DSL) and C++
- PSS allow the creation of a scenario from partial definition
 - Loop, branch, parallelism etc to control the activities with
 - Concepts like resource, data flow object, constraint



Motivation

- Evaluation of PSS deployment on a block level test bench
 - System-level test bench are the main target of early adoption
 - Few publication are found on block level test bench
 - Makes good sense to start from block level test bench
- Our motivation
 - Find out the effort and the challenge to migrate a UVM block level test bench into PSS-based solution
 - Evaluate the PSS support of the tool





Benefit for PSS in block level test bench

- Faster functional coverage closure
 - By aligning stimulus generation with coverage goals
 - Beneficial for projects with different parameter setups
- Reduced number of tests in the regression
 - Reduced regression time
 - Reduced use of regression license and machine power
- Reusability
 - Vertical reuse on the sub-system and full system test
- Visualisation of the test scenario
 - Improve communication across teams





PSS tool

- Perspec is a modelling tool by Cadence
 - PSS model development
 - Scenario creation
 - Sceanrio randomization
 - Target code generation
 - Abstract debugging
- Perspec supports both PSS-DSL and C++, as well as Cadence's own System Level Notation(SLN).
- PSS as a layer on top of UVM





IP block details

- Our target DUT is a highly configurable filter chain system
 - A serie of filter engine blocks which process data independently or in chain.
 - A combination of generics and run-time configuration
 - Benefit in closing coverage by PSS is high
 - The complexity level of UVM sequence is high. Requires correct timing and stimuli.





SYSTEMS INITIATIVE

Modelling in PSS

- Example of a PSS based test
 - Configure six filter engines in parallel and randomize
 - Schedule data stimuli sequence and send them to DUT
- Test is build up from a sequence of atomic actions.
- The full valid sequence is also an action, called a compound action.





- Compile-time parameters
 - Using Cadence SLN can simplify the coding and is a good complement to the current standard.
- Run-time configuration
 - Creating the model in layers and distributing the complexity into each layer
- Inheritance
 - A powerful methodology to create test cases, but it can be further improved for code reuse.
- Partial description
 - Successful solving is heavily dependent on good constraint sets and coding style.
- Semantics equivalence
 - Checking the potential semantics inequivalence between the PSS model and UVM tests





Compile-time parameters

- Run-time configuration
- Inheritance
- Partial description
- Semantics equivalence





How to model compile-time generics

- DUT have several different block parameter setups
 - The UVM TB includes a package with ifdef around each sets of parameter
 - The regression runs all different setups
- PSS also need to be generic
 - Generate different test cases for each parameter setup
 - Parameter sets are tedious to do in PSS-DSL
 - Cadence SLN table command provides a mechanism to capture code repetition





How to model compile-time generics

```
CSV
#name, #nfilt, #nsec, #ncpsec, #wc,...
SETUP_DEFAULT, 6, 2, 4, 18,...
SETUP_2_3_8_0, 2, 3, 8, 17,...
```



DESIGN AND VERIFIC.

- Compile-time parameters
- ➢Run-time configuration
- Inheritance
- Partial description
- Semantics equivalence





How to model the run-time configuration

- Covering all the possible scenario of the chaining of the filter engines.
- In SystemVerilog test, we rely on the constraint random and a large number of seeds.
- In PSS based test, we define the coverage goal beforehand and generate scenarios which directly cover that goal.





How to model the run-time configuration

- Randomization should be one action per filter engine.
- Utilizing the input/output data stream in action to model a virtual chain.
- Defining variables in the action which directly links to the cover point, e.g. starting position, index in the chain, etc.







How to model the run-time configuration

```
action channel middle : channel {
  constraint ch role == MIDDLE;
 input data t in data;
 output data t out data;
 // Use this to find the previous channel
 constraint in data.source == channel r.instance id - 1;
 // Assign the value from the input data
 constraint chain starting location == in data.chain starting location;
 constraint index in chain == in data.step;
 constraint chain size == in data.chain size;
 constraint npsec in use == in data.npsec in use;
  // Pass the value to the output data
 constraint out data.source == channel r.instance id;
 constraint out data.chain starting location == chain starting location;
 constraint out data.step == index in chain + 1;
 constraint out data.chain size == chain size;
 constraint out data.npsec in use == npsec in use;
};
```



DESIGN AND VERIFICATION

CONFERENCE AND EXHIBITION



- Compile-time parameters
- Run-time configuration
- ➢Inheritance
- Partial description
- Semantics equivalence





Inheritance

- Inheritance is supported in PSS LRM
 - Action can be extended
 - Important to plan a good structure before implementation
- One action per UVM sequence, and move the scheduling into PSS model
- Limitation in DPI function

```
action base test {
  rand role in ch e channel ch roles[NUM OF CHANNELS];
  rand int in [1..NCPSEC P] npsec in use;
  rand int in [16..2000] m itr min;
  rand int in [16..2000] m itr max;
  constraint m_itr_min < m_itr_max;</pre>
  activity {
    sequence
     do config channel with {
       channel ch roles == this.channel ch roles;
       npsec in use == this.npsec in use;
     do activate_phase_config;
     do run tx all channels with
       m itr min == this.m itr min;
       m itr max == this.m itr max;
      do end phase tx;
   };
  };
};
action cascade test : base test {
 constraint channel ch roles[0] in [SINGLE, MASTER];
 constraint channel ch roles[NUM OF CHANNELS-1] in [SINGLE, LAST];
  constraint foreach (channel_ch_roles[i]) {(channel_ch_roles[i] in [MIDDLE, LAST]) ==
    (channel ch roles[i-1] in [MASTER, MIDDLE]);};
  constraint {
   m itr min == 500;
   m itr max == 1000;
  };
};
```

DESIGN AND VERI





- Compile-time parameters
- Run-time configuration
- Inheritance
- ➢ Partial description
- Semantics equivalence





PARTIAL DESCRIPTION

- No need to specify all the steps
- Rely on the data flow and the solver to get a complete test scenario.
- Difficult for multiple parallel process, with different configuration from action to action
- The success of abstract partial configuration is highly dependent on the coding style





PARTIAL CONFIGURATION



action run on one chan { input cfg t in cfg; lock cfg rsrc t cfg rsrc; // force different id by lock constraint in cfg.chan no == cfg rsrc.slot num; rand int in [0..NUM OF CHANNELS-1] channel num; rand int in [1..NCPSEC P] npsec in use; constraint npsec in use == in cfg.npsec in use; activity { sequence { do run 1 with { npsec in use == this.npsec in use; channel num == this.channel num; }; do power control on with { channel num == this.channel num; }; do run 2 with { npsec in use == this.npsec in use; channel num == this.channel num; }; do power control off with { channel num == this.channel num; }; do run 3 with { npsec in use == this.npsec in use; channel num == this.channel num; }; }; }; };

DESIGN AND VERIFICATION

CONFERENCE AND EXHIBITION



- Compile-time parameters
- Run-time configuration
- Inheritance
- Partial description
- Semantics equivalence





Semantics equivalence

• Test steps:

SYSTEMS INITIA

- Configure the DUT and send data stimuli.
- And then randomize and configure the DUT again and send data stimuli again.
- Problem with the second configuration

Name	Туре	S	ize Value	Name	Туре	S	ize Value	
fe_afir_perspec_tc fe_afir_perspec_tc - @78931					fe_afir_perspec_tc fe_afir_perspec_tc - @78931			
master	da(integra	al)	6 -	mast	er da(in	tegral)	6 -	
[0]	integral	32	'd1	[0]	integral	32	-1925136616	
[1]	integral	32	'd1	[1]	integral	32	-247325329	
[2]	integral	32	'd1	[2]	integral	32	-1249475578	
[3]	integral	32	'd1	[2]	integral	32	'd1564750925	
[4]	integral	32	'd0	[3]	integral	22	-1720209975	
[5]	integral	32	'd1	[4]	integral	52	-1739208875	
ast	da(integral)	6	-	[5]	Integral	32	-662877578	
[0]	integral	32	'd1	last	da(inte	gral) 6	-	
[1]	integral	32	'd1	[0]	integral	32	-1892797234	
[2]	integral	32	'd1	[1]	integral	32	-37272143	
[3]	integral	32	'd1	[2]	integral	32	'd1269419615	
[4]	integral	32	'd1	[3]	integral	32	-923190867	
[5]	integral	32	'd1	[4]	integral	32	'd105855281	
bypass	da(integral)		6 -	[5]	integral	32	-557356491	
[0]	integral	32	'd0	bypa	ss da(in	tegral)	6 -	
[1]	integral	32	'd1	[0]	integral	32	-251789061	
[2]	integral	32	'd1	[1]	integral	32	-1058909975	
[3]	integral	32	'd1	[2]	integral	32	-1054771149	
[4]	integral	32	'd1	[3]	integral	32	'd0	
[5]	integral	32	'd1	[0]			110	



Semantics equivalence

- Problems with the reconfiguration test
 - Synchronization between C and SystemVerilog should be extended
 - PSS randomization is done before the test is created. Therefore more buffer is needed to store the randomization results.
- Equivalence check
 - Test result
 - Regression result
 - Unexpected coverage hole.





Conclusion

- Realistic to add portable stimulus layer to an UVM test bench with reasonable effort.
- The effort is paid off by improved verification efficiency, faster functional coverage closure and reduced tests in the regression.
- Promotes reusability and potentially reduce redundant test development time in other target platforms
- Useful add-on to the existing dynamic verification techniques.





Questions



