


# Digitizing Mixed Signal Verification: Digital Verification Techniques Applied to Mixed Signal and Analog Blocks on the LMA Project

David Brownell and Courtney Schmitt  
Analog Devices, Inc.


# Agenda

- Intro to LMA Project and MDV
- Specific Digital DV Techniques used on LMA
- System Level Cosim
- Results & Lessons Learned






# LMA System Overview




# Hierarchical Verification



# LDO

- Executable Verification Plan
- SPICE and Self Checking Tests
- SPICE & Functional Coverage

# LDO Verification Plan



# Spice & Self Checking Tests


- Most significant change in DV Methodology for LMA
- Internal Spice Simulator and control language
- Converted former visual checks into checks run for every test

```
//ponrstb assertion checks  
ponrstb_assertion_time = find(voltage(ponrstb) > 1.0);  
  
vout1_at_ponrstb = value(vout1, ponrstb_assertion_time);  
if (vout1_at_ponrstb < 1.62) then print "ERROR :: Vout1 < 1.62V when ponrstb asserts"
```

- Harder to code than digital checks but worth the effort
- After identifying real issues designers quickly become comfortable with automated regression methodology



## vreg\_tb Regression Summary



Date	Start_Time	User	Simulator	RP	Simulated Time	Time Elapsed	Result	Coverage
04_06_13	23_59_07	brownell	nc	N	0.000000s	7h,13m,38s	<a href="#">TT= 926, PT= 890, FT= 13, WT= 23</a>	Not Collected
04_05_13	23_59_07	brownell	nc	N	0.000000s	13h,3m,5s	<a href="#">TT= 926, PT= 883, FT= 16, WT= 27</a>	Not Collected
04_04_13	23_59_08	brownell	nc	N	0.000000s	8h,25m,33s	<a href="#">TT= 926, PT= 893, FT= 8, WT= 25</a>	Not Collected
04_03_13	23_59_07	brownell	nc	N	0.000000s	14h,5m,33s	<a href="#">TT= 926, PT= 889, FT= 14, WT= 23</a>	Not Collected

# Spice & Functional Coverage

- use print commands to log metrics in spice run logs
- SystemVerilog Program parses log
  - Collect Functional Coverage Metrics
  - Input Stimulus, Checkers Called, States Observed

```
typedef enum {NO_SKEW, F, T, S }  
            skew_t;  
  
covergroup cov_cg;  
skew_cp : coverpoint skew {  
    ignore_bins ign_bins = {NO_SKEW};  
}
```

```
//Check for SKEW  
if (str_match(line, "SKEW")) begin  
    if (line[8] == "F") skew = FAST;  
    else if (line[8] == "S") skew = SLOW;  
    else if (line[8] == "N") skew = TYP;  
end  
  
cov_cg.sample();
```

- Full code available in paper

# Annotated Vplan: Summary View Live Snapshot into Verification Status

**cadence vPlan Report** [Back to Summary](#)  
 Generated by Incisive Enterprise Manager on Tue Mar 12 08:41:26 2013  
**vPlan:** /proj/ /SOS/brownell/blocks/vreg\_tb/Vplan/ LDO\_R0.vplan **perspective:** [automatic top] **refinement:** (none) **View:** Default **ICF:** (none)  
[Prev Section](#) [Next Section](#)  
[11 - automatic\\_top](#) > 11.1 - Untrimmed LDO Operation

**Section 11.1: Untrimmed LDO Operation**

**Sections:** (contains 1 sub sections)

Section	Rel. Grade	Grade	Completion	Goal	Weight	At Least	Va	ed	Items	Planned
11.1 - Untrimmed LDO Operation	83%	83%	100%	100	1	1	51		25	25
<a href="#">11.1.1 - Common Checks</a>	100%	100%	100%	100	1	1	13		13	13

**Items:** (contains 12 items)

No.	vPlan Name	Item	Grade	Valid	Sampled	Physical
1	VIN Input Range	test.tb_cov.vreg_cg.no_trim_vin_cp	21%	446	93	446
2	VOUT2 Capacitance	test.tb_cov.vreg_cg.no_trim_vout2_cap_cp	22%	18	4	18
3	VOUT1 Capacitance	test.tb_cov.vreg_cg.no_trim_vout1_cap_cp	30%	18	7	18
4	Temperature	test.tb_cov.vreg_cg.no_trim_temp_cp	100%	3	3	3
5	NMOS Skew	test.tb_cov.vreg_cg.no_trim_nmos_cp	100%	3	3	3
6	PMOS Skew	test.tb_cov.vreg_cg.no_trim_pmos_cp	100%	3	3	3
7	Resistor Skew	test.tb_cov.vreg_cg.no_trim_res_cp	100%	3	3	3
8	Capacitor Skew	test.tb_cov.vreg_cg.no_trim_cap_cp	100%	3	3	3
9	VOUT1 >1.62V	test.tb_cov.vreg_cg.no_trim_test_cp	100%	1	1	1

No item is currently selected


Done

**Holes Identified in Stimulus Generation!**


# PLL

- UVM Testbench
- System Verilog RNM models

# PLL BLOCK LEVEL VERIFICATION



# System Level Verification




Are downstream nodes detected by DND?

Does each node have correct VREG voltages?


Does the PLL lock in each node?

# System Level UVM Testbench



# System Level Cosim


- Cadence Spectre AMSD
  - Control which blocks use SV models vs. Spice netlists
  - Fast spice simulation to balance speed and accuracy tradeoff
- 3 Main Goals:
  - Replicate issues seen in early rev of silicon
  - Provide a platform to debug and test out design fixes
  - Further stress AMS blocks to expose any other potential issues





# Goal 1: Replicate Silicon Issues

- Discovery process bugs
  - Nodes were not detected and powered up correctly without software workarounds
- Cosim with spice netlists for VREG and DND
  - Able to replicate silicon bug, which was related to interactions between nodes
  - Would not have been caught with block-level simulations




# Goal 2: Debug and Fix Failure

- Cosim was used to debug the failing DND behavior
  - Cosim provided accurate voltages and currents in waveforms
  - Potential design fixes could be checked with a fast turnaround time using regressions
- Cosim regressions provided high confidence in revised design
  - Various tests used to optimize fixes and component values
  - Ability to run large number of LMA nodes ensured robust solution

# Goal 3: Stress AMS Blocks

Force discovery process faults and make sure system reacts correctly




Run at various process corners  
Add constrained randomization to netlist parameters (R+C)

# Goal 3: Stress AMS Blocks



Fully verify AMS discovery process



Run all of this with randomized jitter in PLL SV RNM

# LMA DV Results

Testbench	Bugs Found	Simulation Count
PLL	16	2463580
VREG	18	249477
DND	11	810281
System	238	329702

# Sim and Model Performance

Simulation Type	TB Cfg	Runtime
Spice Only	1-9	Not Possible
AMSD Cosim (Spice for DND, PLL, VREG)	2 Node	6 Days
	9 Node	Not Possible
AMSD Cosim (Verilog PLL, Spice VREG & DND)	2 Node	13 Minutes
	9 Node	1.25 Hours
Verilog Sim (SV RNM for PLL, VREG & DND)	2 Node	9 Minutes
	9 Node	1.5 Hours
All Verilog Models	2 Node	30 seconds
	9 Node	2.5 Minutes

# Lessons & Future Work

- **No reason for analog/mixed signal verification not to be metric driven**
  - Capabilities, tools and expertise already exist
  - Adds a lot of value and finds bugs!
  - Verification planning and automated regressions provide the biggest impact
- **Up front verification planning worth the effort!**
  - Final cosim identified in initial planning found system level bug
- **Fast spice is too slow for all required system simulations**
  - Can we do a better job with SV Real Number Modeling?
- **Mistake not to develop AMS models up front and regress them**
  - Late issue with model caught by netlist inspection
  - No magic for developing and testing models
  - Capabilities exist just need to do the work

# Thank You!

- **LMA Design & DV Team**
  - **Low Lahr, Stuart Patterson, A Gutmann, Will Hooper, Ara Arakelian, Bill Thomas, Mike Young, Gordon Cheung, Piotr Olejarz, Ashar Saleem, Todd Honan, Jainik Kathiara**
- **CAD Support**
  - **Syam Veluri and Mani Mariappan**
- **Cadence Support**
  - **Praveen Sridhar Pillai**
- **Synopsys Support**
  - **Paul Collins**