

COVERGATE: Coverage Exposed

Rich Edelman, Mentor, A Siemens Business

Fremont, CA



A Siemens Business

Functional Coverage

A Coverage Collector

```

236 class coverage_collector extends uvm_subscriber #(transaction);
237   `uvm_component_utils (coverage_collector)
238   transaction t;
239
240   covergroup cg;
241     rw_cp: coverpoint t.rw;
242     addr_cp: coverpoint t.addr {
243       bins regular [] = {[0:99]};
244       ignore_bins ignore_addr = {[100:$]};
245     }
246
247     data0_cp: coverpoint t.data [7:0] {
248       bins regular [] = {[0:99]};
249       ignore_bins ignore_data = {[100:$]};
250     }
251
252     data1_cp: coverpoint t.data [15:8] {
253       bins regular [] = {[0:99]};
254       ignore_bins ignore_data = {[100:$]};
255     }
256
257     data2_cp: coverpoint t.data [23:16] {
258       bins regular [] = {[0:99]};
259       ignore_bins ignore_data = {[100:$]};
260     }
261
262     data3_cp: coverpoint t.data [31:24] {
263       bins regular [] = {[0:99]};
264       ignore_bins ignore_data = {[100:$]};
265     }
266
267
268   virtual function void sample (transaction t);
269     this.t = t;
270     cg.sample ();
271   endfunction
272
273   function new (string name = "coverage_collector",
274     uvm_component parent = null);
275     super.new (name, parent);
276     cg = new ();
277   endfunction
278
279   function void write (transaction t);
280     sample (t);
281     `uvm_info ("COVERAGE", $sformatf ("Coverage=%0d% (t=%s)",
282       cg.get_inst_coverage (), t.convert2string ()), UVM_MEDIUM)
283   endfunction
284 endclass

```

UVM_INFO tb.sv(281) @ 717190: .a2.cc [COVERAGE] Coverage=55% (t=[] rw=READ, addr=499, data=500)
UVM_INFO tb.sv(281) @ 717190: .a2.cc [COVERAGE] Coverage=55% (t=[] rw=READ, addr=499, data=500)
UVM_INFO tb.sv(281) @ 717410: .a2.cc [COVERAGE] Coverage=55% (t=[] rw=READ, addr=699, data=700)

A Simple Monitor

```

task run_phase(uvm_phase phase);
  forever begin
    @(posedge mif.CLK);
    if ((mif.VALID == 1) & (mif.READY == 1)) begin
      t = transaction::type_id::create("t");
      if (mif.rw == READ) begin
        t.rw = mif.rw;
        t.addr = mif.addr;
        @ (negedge mif.READY);
        t.data = mif.rd;
      end
      else if (mif.rw == WRITE) begin
        t.rw = mif.rw;
        t.addr = mif.addr;
        t.data = mif.wd;
      end
      else if (mif.rw == IDLE) begin
        t.rw = mif.rw;
        t.addr = 'z;
        t.data = 'z;
      end
      ap.write(t);
    end
  endtask

```

MON → **COV**

Bad Functional Coverage

A common mistake with coverpoints is how the bins are assigned values.

```

bins regular      = {[0:99]}; makes 1 bin
bins regular[10] = {[0:99]}; makes 10 bins
bins regular[]   = {[0:99]}; makes 100 bins
covergroup cg;
  rw_cp: coverpoint t.rw;
  addr_cp: coverpoint t.addr {
    bins regular[] = {[0:99]};
    ignore_bins ignore_addr = {[100:$]};
  };


```

Random Number Distribution

```


class DIST;
  int my_bins[100];
  function void add(int value);
    my_bins[value]++;
  endfunction
  function void print();
    int largest = 0;
    int per_y;
    for (int x = 0; x < 100; x++)
      if (my_bins[x] > largest)
        largest = my_bins[x];
    per_y = largest / 10;
    for (int y = 10; y >= 1; y--)
      for (int x = 0; x < 100; x++)
        if (my_bins[x] >= y * per_y)
          $write("%d", y);
        else
          $write(" ");
        $write("\n");
  end
endclass

```



Built-in Coverage

Statement Coverage



Branch Coverage

What branches were executed? What branches were NOT executed?

Condition Coverage

Each input to a condition must be covered.


For an input to be covered, it must be able to control the output to 0 and 1

If B is always zero, then A will not be covered, since it cannot control the output

A & B


Finite State Machine Coverage

Every state, every transition



Expression Coverage

Similar to Condition Coverage – with a truth table




Toggle Coverage

Did the signal toggle? 0 → 1 and 1 → 0

Name	Kind	1H>OL	OL>1H	Z>OL	Z>OL	1H>Z	Z>1H	#Nodes	#Toggled	% Toggled	% 01	% full	Include	Mode
ByteCntr	Packed Array	0	0	0	0	0	0	16	0	0.00%	0.00%	0.00%	0	internal
ByteCntrMax	Net	0	0	0	0	0	0	1	0	0.00%	0.00%	0.00%	0	internal
DlyCntrCntr	Packed Array	0	0	0	0	0	0	3	0	0.00%	0.00%	0.00%	0	internal
ExcessiveDefectNet	Net	0	0	0	0	0	0	1	0	0.00%	0.00%	0.00%	0	internal
IncrementByteCntr	Net	0	0	0	0	0	0	1	0	0.00%	0.00%	0.00%	0	internal
IncrementNbCntr	Net	1	1	0	0	0	0	1	1	100.00%	100.00%	33.33%	0	internal
ResetByteCntr	Packed Array	5	5	0	0	0	0	16	5	31.25%	31.25%	10.41%	0	internal
ResetNbCntr	Net	0	0	0	0	0	0	1	0	0.00%	0.00%	0.00%	0	internal
ResetNbCntr	Net	1	1	0	0	0	0	1	1	100.00%	100.00%	33.33%	0	internal

Coverage Debug



Contact Information

Rich Edelman
Mentor, A Siemens Business
rich_edelman@mentor.com

Do not copy or distribute.