

# **Coverage Models for Formal Verification**



**Xiushan Feng** Oracle Labs, Austin TX



Xiaolin Chen, Abhishek Muchandikar Synopsys Inc., Mountain View, CA





## Abstract

As formal verification engineers, the authors always face challenges to accurately access the current status of test benches. Many questions need to be answered at certain stages of a project. E.g., do we need more assertions? Did we over-constrain inputs that caused the drop of an important design scenario? Are proof bounds for bounded proofs good enough to catch potential design bugs? For the properties that are fully proven, do they cover the design logic that were intended to cover? We cannot get answers to these four most-asked questions without extracting information from formal engines, which is not feasible for general users. However, like coverage metrics from simulation-based verification, formal verification coverage models can be defined and used as metrics to measure formal verification progress and completeness. Some academic research on formal verification coverage and commercial formal verification tools are starting to support some coverage usages in the past two years. However, none of them clearly specified what engineers would really need and provided a good way to present formal coverage results in a standard way.

In this paper, the authors will introduce formal verification coverage models and their usages by real-life examples. The four most-asked questions finally have reasonable and acceptable answers supported by metrics.



### Static Assertion Coverage: Do we need more checkers?"

Coverage Model to check whether measure whether enough assertions have been written to cover the design spaces that we intend to check

📀 🕞 🕞 🤁 <Enter name Match value>

 $COI(tb) = \frac{\sum (\bigcup_{0}^{n-1} coi(ast_k))}{\sum total}$ 

- $ast_k$  is one of n assertions of testbench tb. n, k is an integer
- $\sum$  is an operator to get the number of coverage targets
- ∑ total is the total number of coverage targets within tb
- COI() is the function to compute cone of influence of an assertion

VCP.TaskList	12	VCE	GoalList							12 - 0
Task List			Time 12H	Max Cycle -1 <a></a> <	▼ Targe	ts 🚽	X All X	<ul> <li>× ×</li> </ul>	X 🔺 🛛 👔	. 🔍 💷 🗖 🗱 📈
Name Progress	Result				ation Targets: Al	L				Show Complexity
	17.0.0.17		status		vacuity	witness	engine	type	clas	Show Property Density
		1		bridge.arid_not_in_use	•	•		assert	sourc	Compute Formal Core
		2		bridge.channel[0].no_pop_when_empty	•	•		assert	source	
		3		bridge.channel[0].no_push_when_full	•	•		assert	source	
		4		bridge.channel[1].no_pop_when_empty	•	•		assert	source	
		5		bridge.channel[1].no_push_when_full	•	•		assert	source	
		6		bridge.channel[2].no_pop_when_empty	•	•		assert	source	
		7		bridge.channel[2].no_push_when_full	•	•		assert	source	
		8		bridge.channel[3].no_pop_when_empty	•	•		assert	source	<b>[</b>
		9		bridge.channel[3].no_push_when_full	•	•		assert	source	
		10		bridge.rx_pkt_channel_empty		•		assert	source	
		11		bridge.rx_pkt_len_range	•	•		assert	source	
				buides as alt as locath		-				



Src1:bridge.channel[0](/slowfs/vgvcrnd1/mabhi/study/bridge\_lab/rtl/bridge.sv)

279 always @(posedge clk or negedge rst\_n) begin 280 if (~rst n) begin

fo			281
Design: bridge			282
Total lines • 220			283
Total asserts • 17			200
Total covers • O			005
Assertion density (lines) · 220/17 = 12.94			002
Cover density (lines) - 220/0			200
Total Registers • 23			000
Uncovered Registers (asserts) - 12			200
bridge.channel[0].mem		D D	209
bridge.channel[0] rd_ptr		P	290
bridge.channel[0].wr_ptr			291
bridge.channel[1].mem			292
bridge.channel[1].rd_ptr		D	293
bridge.channel[1].wr_ptr		٩	294
bridge.channel[2].mem			295
bridge.channel[2].rd_ptr			296
bridge.channel[2].wr_ptr			297
bridge.channel[3].mem		D	298
bridge.channel[3].rd_ptr			299
bridge.channel[3].wr_ptr			
Assertion density (registers) - 47.83%		*0	well the
🗄 Uncovered Registers (covers) - 23	1	16+	TCI.OF



## Stimuli Coverage : Did I over-constraint my inputs?"

Coverage Model focuses on how formal tools drive inputs to reach RTL design space under the current input constraints

 $Stimuli(tb) = \frac{\sum(\bigcup_{0}^{\infty}(C_i))}{\sum total}$ 

- $C_i$  is covered target at cycle i.  $\bigcup_{0}^{\infty}(C_i)$  is the greatest fixpoint (GFP) of all reachable targets.  $\sum$  (set) is the number of items inside set
- ∑total is the total number of coverage targets within tb



Cov	Src.1: br	dge.channel[0] 🖉 🛃 🗕	
-<#	All>-	🗘 🗘 🗘 Jdy/bridge_lab_soln/bridge_lab_solution/run//rtl/bridge.sv	
<b>YYYY</b> <b>YYY</b> <b>Y</b>	Cover Incond Unrea Unrea Exclud	<pre>d lge clk or negedge rst_n) begin usive begin hable (AWIDTH(1'b0)); hable-Over-Constraint ed o;</pre>	
	286	if (push & ~full) begin	
$\circ$	287	if (gwap && ~empty) begin // Error injection logic	
		, gwap fifo order	
<b>∞_</b>	288	if (wr_ptr == DEPTH-1) begin	
<b>⊗</b> ™	289	<pre>mem[wr_ptr] &lt;= mem[0];</pre>	
10 C	29 <b>0</b>	<pre>mem[0] &lt;= data_in;</pre>	
	291	end 288 Unreachable-over-constraint	
	292	else begin Press 'F3' to save in Tooltip Viewer	
<b>8</b> 7	293	mem[wr_ptr] <= mem[wr_ptr+1];	
<b>8</b> 7	294	mem[wr_ptr+1] <= data_in;	i 🖃
	295	end	
	296	end	
	297	else	

## Bounded Proof Coverage : Are bounded proofs good enough ?"

Coverage Model focuses on how formal tools drive inputs to reach RTL design space under the current input constraints

- $bounded\_proof(ast\_set_k) = \frac{\sum((\bigcup_{i=0}^{n}(C_i)) \cap coi(ast_i))}{\sum coi(ast_i)}$ 
  - $ast_i \in ast\_set_k$  i, k is an integer
  - $ast_i$  is an assertion that has a proof bound n; n, k is an integer
  - coi() is the function to compute cone of influence of an assertion



VCRG	GoalList								12 -	
	Time 12H	Max Cyc	e -1 Enter name Match Value>	✓ Targets	▼ All	X 🗸 🗌 🗴	X 🔺 🚺	🚯 🞯 🔒		8
Verification Targets: Success And Inconclusive Filter by status										
	status (V)	depth	name	name				engine	type	$ \mathbf{A} $
1	<b>A</b>	20	bridge.channel[1].no_push_when_full					b1	assert	
2	<b>A</b>	2	bridge.channel[2].no_pop_when_empty	🔢 View Trace					•	
	A	2	bridge channel[2] no push when full	🔍 Navigator						



#### Formal Core Coverage : Do proofs cover the design logic that were intended to cover ?"

#### Conclusion

Coverage Model analyzes If there are design bugs outside the formal proof core but still within the COI of the assertion

 $proof\_core(ast\_set_k) = \frac{\sum(\cup proof\_core(ast\_i))}{\sum coi(ast_i)}$ 

 $ast_i \in ast\_set_k$  i, k is an integer

- proof\_core(ast\_i) is the set of targets actually used by formal engines to prove ast\_i
- coi() is the function to compute cone of influence of an assertion



Formal verification without coverage closure is the same as doing simulation without coverage closure. With the increasing usage of formal verification for circuit design, we expect these formal verification coverage models will become standard models for formal tools and are used by formal verification sign-off process.