



Xiushan Feng
Oracle Labs, Austin TX




Xiaolin Chen, Abhishek Muchandikar
Synopsys Inc., Mountain View, CA



Abstract


As formal verification engineers, the authors always face challenges to accurately access the current status of test benches. Many questions need to be answered at certain stages of a project. E.g., do we need more assertions? Did we over-constrain inputs that caused the drop of an important design scenario? Are proof bounds for bounded proofs good enough to catch potential design bugs? For the properties that are fully proven, do they cover the design logic that were intended to cover? We cannot get answers to these four most-asked questions without extracting information from formal engines, which is not feasible for general users. However, like coverage metrics from simulation-based verification, formal verification coverage models can be defined and used as metrics to measure formal verification progress and completeness. Some academic research on formal verification coverage and commercial formal verification tools are starting to support some coverage usages in the past two years. However, none of them clearly specified what engineers would really need and provided a good way to present formal coverage results in a standard way. In this paper, the authors will introduce formal verification coverage models and their usages by real-life examples. The four most-asked questions finally have reasonable and acceptable answers supported by metrics.

Are We There Yet?



Coverage Rises Up to the Challenge

- Objective metrics of a formal verification test bench
- Coverage Closure methodology same as simulation based verification closure




Static Assertion Coverage: Do we need more checkers?"

Coverage Model to check whether measure whether enough assertions have been written to cover the design spaces that we intend to check

$$COI(tb) = \frac{\sum(U_i^{n-1} coi(ast_k))}{\sum total}$$

- ast_k is one of n assertions of testbench tb . n , k is an integer
- \sum is an operator to get the number of coverage targets
- $\sum total$ is the total number of coverage targets within tb
- $COI()$ is the function to compute cone of influence of an assertion



status	vacuity	witness	engine	type	class	Show Complexity
1				assert	source	Compute Formal Core
2				assert	source	
3				assert	source	
4				assert	source	
5				assert	source	
6				assert	source	
7				assert	source	
8				assert	source	
9				assert	source	
10				assert	source	
11				assert	source	
12				assert	source	

Assertion	Source	Class	Complexity
bridge.arid_not_in_use	source	assert	23817 + 1218
bridge.channel[0].no_pop_when_empty	source	assert	23817 + 1218
bridge.channel[1].no_pop_when_full	source	assert	23817 + 1218
bridge.channel[2].no_pop_when_empty	source	assert	23817 + 1218
bridge.channel[3].no_pop_when_full	source	assert	23817 + 1218
bridge.rx_pkt_channel_empty	source	assert	23817 + 1218
bridge.rx_pkt_len_range	source	assert	23817 + 1218
bridge.rx_pkt_min_length	source	assert	23817 + 1218

```

279 always @(posedge clk or negedge rst_n) begin
280   if (!rst_n) begin
281     rd_ptr <= (AWIDTH(1'b0));
282     wr_ptr <= (AWIDTH(1'b0));
283     count <= 0;
284   end
285   else begin
286     if (push & ~full) begin
287       if (swap & ~empty) begin // Error injection logic, swap fifo order
288         mem[wr_ptr] <= data_in;
289         mem[rd_ptr] <= data_in;
290       end
291     end
292     else begin
293       mem[wr_ptr] <= mem[wr_ptr+1];
294       mem[rd_ptr] <= data_in;
295     end
296   end
297   else
298     mem[wr_ptr] <= data_in; // Correct behavior here
299     if (wr_ptr == DEPTH-1) wr_ptr <= (AWIDTH(1'b0));


```

Stimuli Coverage : Did I over-constraint my inputs?"

Coverage Model focuses on how formal tools drive inputs to reach RTL design space under the current input constraints

$$Stimuli(tb) = \frac{\sum(U_i^{n-1} C_i)}{\sum total}$$

- C_i is covered target at cycle i . U_i^{n-1} is the greatest fixpoint (GFP) of all reachable targets. $\sum(set)$ is the number of items inside set
- $\sum total$ is the total number of coverage targets within tb



```

CovSrc:1: bridge.channel[0]
<<All>>
Covered
Inconclusive
Unreachable
Unreachable-Over-Constraint
Excluded
<<All>>
286   if (push & ~full) begin
287     if (swap & ~empty) begin // Error injection logic
288       swap fifo order
289       if (wr_ptr == DEPTH-1) begin
290         mem[wr_ptr] <= mem[0];
291         mem[0] <= data_in;
292       end
293       else begin
294         mem[wr_ptr] <= mem[wr_ptr+1];
295         mem[wr_ptr+1] <= data_in;
296       end
297     end
298   end
299   else


```

Bounded Proof Coverage : Are bounded proofs good enough ?"

Coverage Model focuses on how formal tools drive inputs to reach RTL design space under the current input constraints

$$bounded_proof(ast_set_k) = \frac{\sum(U_i^{n-1} coi(ast_i))}{\sum coi(ast_i)}$$

- $ast_i \in ast_set_k$, i, k is an integer
- ast_i is an assertion that has a proof bound n ; n, k is an integer
- $coi()$ is the function to compute cone of influence of an assertion




status (V)	depth	name	vacuity	witness	engine	type
1	20	bridge.channel[1].no_pop_when_full			b1	assert
2	2	bridge.channel[2].no_pop_when_empty			b1	assert
3	2	bridge.channel[2].no_pop_when_full			b1	assert
4	2	bridge.channel[3].no_pop_when_empty			b1	assert
5	2	bridge.channel[3].no_pop_when_full			b1	assert
6	2	bridge.lab3.genblk1[0].cov_rid_last			b1	assert
7	1	bridge.lab3.genblk1[0].genblk1[0].cov_arid_arle			b1	assert

Formal Core Coverage : Do proofs cover the design logic that were intended to cover ?"

Coverage Model analyzes If there are design bugs outside the formal proof core but still within the COI of the assertion

$$proof_core(ast_set_k) = \frac{\sum(U_i^{n-1} proof_core(ast_i))}{\sum coi(ast_i)}$$

- $ast_i \in ast_set_k$, i, k is an integer
- $proof_core(ast_i)$ is the set of targets actually used by formal engines to prove ast_i
- $coi()$ is the function to compute cone of influence of an assertion



Properties: 5/5
Formal Core
Registers: 7/33
lab2.pkt_valid
lab2.pktlen
lab2.r_pkt_size
output_counter
output_slot
rx_counter
valid
Inputs: 7/8
Constraints: 5/13
bridge.lab2.ASM_RPTR_VALID
bridge.lab2.ASM_RX_EOP_ENB
bridge.lab2.ASM_RX_HEADER
bridge.lab2.ASM_WPTR_VALID
bridge.lab2.genblk1.ASM_NO_ERROR_INJECTION

Conclusion

Formal verification without coverage closure is the same as doing simulation without coverage closure. With the increasing usage of formal verification for circuit design, we expect these formal verification coverage models will become standard models for formal tools and are used by formal verification sign-off process.