

Comprehensive Metrics-Based Methodology to Achieve Low-Power System-on-Chips

Ellie Burns – Director of Marketing for Calypto Systems Division Gabriel Chidolue – Verification Technologist Guillaume Boillet – Power Product Specialist






Welcome and Introduction



Power is Now the #2 Driver of Respins!



Trends in Types of Flaws Resulting in Respins

* Multiple answers possible

Source: Wilson Research Group and Mentor Graphics, 2016 Functional Verification Study



Markets Like 5G, Smart IoT, Automotive Low-Power Critical

 5G both ultra low-power and high-performance mobile





 IoT expanding digital content and changing
 landscape

 Path to Autonomous vehicles requires huge computations and power






Dimensions of Low-Power Design

Leakage Power

Power consumed by current flow through transistors even when turned off




Dynamic Power

Power dissipated when circuit is active, charging and discharging the loads

Power Estimation (RTL/Gate)

Measuring power consumption of a design. Typically used to know if the design is within specified power budget




Power Reduction

Process of optimizing a design to reduce its power consumption. Necessary when the design is over budget or when competing on power






Important Metrics for Successful Low-Power Design and Verification



• There are many kinds of metrics for power that should be measured at various times in the design cycle





Tutorial Agenda

- Introduction
- Introduction of Low-Power Coverage & Debug metrics in simulation
- Update on UPF 3.0 and 3.1
- Break
- Analysis and Reduction: Metrics for Designing low-power IP
- Emulation-Based Power Analysis and Verification
- Wrap up



Low-Power Verification Metrics (UPF Power Architecture)

Gabriel Chidolue, Verification Technologist






Metrics for UPF Based Designs

	Power Consu (static/dynamic		
Power Analysis	Power Density [W/mm ²]	UPF Violations (static checks, assertions)	Low Power Verification
	Power Efficiency (Clock Gating Efficiency, memory accesses)	UPF Coverage (state, transition)	

Leakage power management requires active power reduction techniques






• Power Gating


2018

D STAT

 Shut off when logic is not in use




- Various Multi-Voltage Techniques
 - Optimize power used for required performance
 - Dynamically adjust voltage/frequency
 - Non-operational back biasing to reduce leakage





Power Management Concepts

- Power Domains
 - Independently powered regions
 - Apply different power reduction technique in each region
- State Retention
 - Save essential data when power is off
 - To enable quick resumption after power up
- Isolation
 - To ensure correct electrical and logical interactions between domains in different power states
- Level shifting
 - To ensure correct communication between domains operating at different voltage levels





Introducing IEEE1801 (Unified Power Format)

• IEEE 1801 UPF

- Standard format for defining power management
- Extension of "Tcl" language
- Defined separately from the HDL
- Enables early verification of power intent
- Drives verification and implementation from RTL to Layout
- Contains commands for power intent and driving testbenches

• An Evolving Standard


- Accellera UPF in 2007 (1.0)
- IEEE 1801-2009 UPF (2.0)
- IEEE 1801-2013 UPF (2.1)
- IEEE 1801a-2014 UPF (2.2)
- IEEE 1801-2015 UPF (3.0)



- For Power Intent
 - To define power management
 - To optimize power consumption
- For Power Analysis (in 3.0)
 - Component Power Modeling



IEEE1801 is an Evolving Standard



14



Power State Definition

UPF 3.0

- A key part of the power architecture specification of a design
- Representing
 - Operational Modes of IP within system as well as System
 - Ability for Supply states of supply_sets
- Specified on Power domains, supply sets, groups and other objects
- Specified using add_power_state command
 - logic_expr: functional mode (control signals, power states)
 - Interval(): clock frequency
 - -supply_expr: supply set function state and voltage and simstate
- With state space controlled using
 - -complete to indicate that specified states are the only legal power states
 - All unspecified power states are illegal
 - -illegal | -legal to mark specific states as illegal states
 - Default is Legal



Shutdown

add_power_state -domain System \setminus	
-state {Running -logic_expr {}}	
-state {Sleeping -logic_expr {}}	
-state {Shutdown -logic_expr {}}	

Sleeping


-logic_expr defines condition in which object enters the state

Running




Abstract/Refined Power States

- Create a more refined state of an object by referring to another state of the **same object**
 - UP : -logic_expr {pwron}
 is a fundamental state
 - UP.ACTIVE : {CPU == UP && running} is a refinement of UP
 - UP.ACTIVE.P0 : {CPU == ACTIVE && perflvl==2'b0} is a refinement of UP.ACTIVE
- The "{All States}" state shown represents all possible states of the CPU



Mutual Exclusivity of Power States

- States at same level of refinement are mutually exclusive
- Abstract states contain (overlap) sub-states non Mutex
- Error if more than one mutually exclusive state becomes active



2018

INITED STATES

Hierarchical Composition of Power states

System States


2018

JNITED STATE

add_power_state system -state {Running -logic_expr { CPU == C0}}

add_power_state system -state {Sleeping –logic_expr {CPU == Sleep}}

add_power_state system -state {Shutdown –logic_expr {CPU == Off}}




of the State it refines

Current vs Active State Semantics

• Active vs Current State semantics

2018

- A state is *active* if its logic expression is satisfied
- A state is the *current* state if it is the most refined *active* state
 - ACTIVE and UP are *active* states
 - ACTIVE is the *current* state (since it is the most refined state that is activated)
- Predefined state ERROR is activated if 2 or more mutually exclusive states are activated at the same time





Power State Transitions

- Defined using
 - add_state_transition COMMand
- States can be group and/or paired to aid in specification
- Identify legal and illegal transitions between power states using
 - -illegal, -legal(default)
- Control the possible transition space using
 - -complete
- Essential for transition coverage

add_state_transition -domain System \
 -from Sleeping -to {Running Shutdown}

add_state_transition -domain System \
 -from Running -to Sleeping

add_state_transition -domain System \
 -from Running -to Shutdown -illegal

UPF Power State Definition in Verification


- Enables Static analysis tools
 - To determine isolation and level shifting requirements at Power Domain and Macro boundaries
 - Aided by hierarchically composed power states in UPF
- Enables Dynamic verification tools
 - To create test plans and
 - To create comprehensive coverage models of all legal system and subsystem power states and transitions
 - Aided by all power state specifications in UPF
 - Helps answer the question:
 - Have we verified correct operation of all legal power states of the system ?
 - Have we verified correct operation while system transitions between all legal power state transition combinations?



Other Key UPF 3.0 Feature

UPF PA Information Model

- UPF Power Aware Information Model
 - Database containing processed
 UPF Objects, properties and relationships with
 HDL
 - Native types and Access methods in HDL and TCL
 - UPF package
 - HDL Access methods can access dynamic information
 - E.g. current Power state of a Power domain, current voltage value on supply net
- Users can build
 - power aware coverage model
 - Power aware assertions
 - Power aware constraint random test benches






What's Coming in UPF 3.1

- New simulation control commands
 - Suspend non-PA user assertions dynamically at power down
- Ease of use enhancements to Power states
 - Create power state groups of supply sets
 - Use named states on supply objects created using add_supply_set in -supply_expr of add_power_state




Power Architecture Verification Flow






Verification Strategy for Power Managed Designs

- Static Analysis\Checking
 - Power Architecture Consistency at RTL
 - Structural Checks and implementation consistency checks post synthesis
- Automated Dynamic Power Aware checkers
 - To find common power control sequence protocol bugs
- User Created Power aware assertions and coverage
 - Build power aware coverage and checkers using UPF Information Model and TCL and HDL API functions
 - Bind to DUT (UPF + RTL) using UPF bind_checker
- Leverage Unified Power Aware Debug Environment
 - Visibility
 - Root cause Analysis
- Verification Completeness Metrics using Power Aware (PA) Coverage





Verify Power Management Architecture Using Static Analysis



- Static Check Analysis with Questa PA Sim
 - No Testbench required
 - RTL and Gate Level HDL support
 - Global analysis of all Power States
- Extended Static Checking Questa CDC (Power Aware)



Static Checking

Essential Checks at Different Design Abstraction Levels

RTL Checks

- Power architecture checks
 - ELS/LS /ISO are inserted where required
 - NO missing, redundant or back to back ELS/LS/ISO cells
- Information from add_power_state is checked against strategies in UPF during this checking
 - UPF (1.0) PST also supported
- Does not require test vectors


Gate Level Checks

- Micro architectural checks
 - Ensure control signals are driven from relatively always_on domain
 - Control signals are determined from UPF strategies and switch specifications
- Implementation checks
 - Check implemented ISO/LS/ELS/RFF/
 PSW and AON buffer cells against UPF
 specifications (Strategies and power states)
 - Requires Liberty
 - E.g Correct polarity of clamp value, wrong cell type used , no back to back cells, etc



Extended Static Checks with Power Aware CDC

- Power control signals unconnected in RTL
- Unified Power Format (UPF) defines power intent
- Power management structures from UPF could introduce CDC paths
- Verify these at the RTL level






Verify Dynamic Power Aware Behaviors

- Verify power up/down Sequencing for each block/power Domain
 - nonoperation biasing, save operation on power down
 - reset/restore on power up
- Verify that interfaces are correctly isolated and level shifted
- Verify that appropriate retention protocols are followed
 - 0/1 pin retention FF (master slave alive style retention)
 - 1/2 pin edge sensitive Ballon latch style Retention FF
 - Non retention FFs may require resetting on power up
- Leverage Questa PA Dynamic checkers (assertions)
 - To check for common power management protocol violations
- Verify that all power states and transitions are covered
 - Enable automatic PA coverage collection



Visualize UPF objects in Design Hierarchy Synchronized with Source





Visualize UPF in Context

Without HDL Clutter


- PA View of the Design (PA Domains)
 - Power Domains
 - Supply Sets
 - Power States
 - Supply Nets/Ports
 - Logic Nets/Ports
 - Power Switch
- PA Crossing Window
 - Debug Static check results
 - View source and sink domain crossings
- PA SimChecks Window
 - Sort and Debug Dynamic Checker Violations
- PA Liberty Window
 - View Liberty PA attributes of Macros

PA Domains							
• Entire Design	O Scope: Load inte		Recursive				
Domain:		Type:	ļ	▼ State:		▼ Filter	
Туре	Name	Line 発 State,Vol	tage 🕑 Info				
			PA Crossings				
.ngs		and a a manage					
1 analog.lib (UPF 51ms 1 g library(Al	Hate: NORMAL) NALOG_LIB) {		A Liberty				
	ell (analog) {		Scope: tb.dut.ab2	• 8			
3	is_macro_cell		Filter:				
40	pg_pin(DVDD) { pg_typ		Property	Value	炎 St	ate Inf	0
6 -	}	re . prama j_	⊟ CellName	analog			
7 0	pg_pin(DGND)		is_macro_cell ⊕ Port	true DVDD	-	VDD@0	
8	pg_typ	e : "primary_	Port	DGND		GNDØ0	
100	pg_pin(AGND) {		e Port	AGND	癸 04	GND (10	
PF 11	pg_typ	e : "primary_	9 Bort B Port	AVDD	災 (M 災 1 災 x	VDD@0	
	<pre>} pg_pin(AVDD) {</pre>	r	Port	out	炎 x		
14	pg_pin(xvbb) gg_typ	Sector and the sector of the s	p mti_port_dir	output	-		
PF 15	}		power_down_fun related_power_	_ ((((-DVDD) (-AVD_	-	VDD00	
F 16日 D_ 17	pin (in) {	tion : input;	related_ground			GND00	
6.72		ed_power_pin : "DV	•				
₩ave0 - Current	Antione Feels Hard					_	
	Options Tools Wind		Tel summer of a				
JF III	NOD FREET			- Freq NA Hz - V	须谢+福 5		
Signal Name	Values-C1		2 3	4	1	6	
	ut.ab2.DGND (OGND)			ĝ	Dendge	S_	
	0.supplyVal 3000000	0		300	000000		
1b2.DGND.supp	lyVal.state FULL_0	N		FL	JLL_ON		
	Val.voltage	0			0		
						<u>^</u>	
i i i i i i i i i i i i i i i i i i i							
	4 5 4 4	b 4				18	



Power Aware Schematic


View Power Annotation and Interface PA Logic





Visualize Power Domain Behavior

Wave Window Highlighting





Coverage Closure in Power Aware Verification

- Start with a plan ..
- Collect relevant coverage metrics List all of Questa's automated PA coverage metrics
- User can augment leveraging
 - PA Information Model to access the appropriate UPF object and HDL objects
 - Bind_checker UPF command to bind in the coverage collector at the appropriate design scope
- Bring it all together using automation that allows plan to be tracked against coverage metric

Essential Power Aware Coverage

- Power states and transitions from add_power_state, add_port_state, add_pst_state
 - To capture states of groups, power domains, supply sets, PSTs, supply ports
 - Including supply ports/nets of supply set functions used in <u>-supply_expr</u> of add_power_state
 - and supply set simstate and transition coverage for primary, isolation_supply and retention_supply of each domain
- Power Domain state cross coverage based on hierarchically composed power states of add_power_state
- Retention save event and restore event coverage
- Built-in PA Checks : when checker has activated and passed with no firings in simulation
- State and transition of isolation, retention and Power switch logic control and ack signals
- Power switch coverage

2018

- State and transition of power switch output supply port
- State and transition of user states -on_states, -off_states, -error_states



Unified Coverage


- All power aware coverage saved in UCIS compatible database UCDB
- Supports Merging coverage across PA regressions
- Unified Coverage waiving mechanism
 - coverage exclude –pstate default_off my_supply_ss –scope dut
- Extensive Reporting
 - coverage report -- pa -- html
 - Supported formats include Text, HTML, XML
- Flows for Merging PA and Non PA coverage
- Track coverage metrics against Test Plan




Plan Driven Verification

Testplan Capture, Native to Database

- UCDB natively supports Testplans
 - Import from any data/document source
 - Testplan Tracker provides visibility and progress





- Supports process of tracking to any metric
 - Project specific attributes/metrics
- Questa PA Sim generates Test plan based on UPF specification

Testplan

UCDB




IEEE Std 1801[™]-2015

2/15/2018

Combining PowerAware Simulation


Coverage, Assertions and VM




Mentor, A Siemens Business



Combining Simulation and Emulation





🔆 Tracker 🔀 Browser


2/15/2018

< >



Unified Powerful Analysis

Who, What, When, Where, Why?



Action	Tests	Methods (Total Coverag	Tool e Runtime		
Sort	35	31 Simulations2 Formal2 Emulation	NA	NA		
Merge	20	 16 Simulations 2 Formal 2 Emulation 	67.08	17:38:24		
Rank Fewest	8	6 Simulations 2 Formal 0 Emulation	67.08	6:47:46		
Rank Quickest	9	5 Simulations 2 Formal 2 Emulation	67.08	3:47:18		



Coverage Results Aligned by Power Domain

	view of Coverage	e						
, 🚖 Verifica	ilion Managament Tracker -							
▼ Sec#	Testplan Section / Coverage Link results		Туре	Coverage	Goal	% of Goal	Status	Weight Li
0	🛛 🔆 testplan		Testplan	32.46%	-	32.46%		1 1
1	🗄 🛠 User Defined Low Power Coverage		Testplan	45.05%	100%	45.05%		1 1
1.1	⇒		Testplan	0%	100%	0%		1 1
1.1.1	🖻 🔆 Misc Covergroups	_	Testplan	0%	100%	0%		1 1
	A model with the sequence of the sequence o		CoverGroup	0%	100%	0%		1
1.2	■ ↓ Vhm_top_tb/hm_top_inst/VDD_HM\		Testplan	0%	100%	0%		1 1
1.2.1	⊕ ★ Misc Covergroups		Testplan	0%	100%	0%		1 1
1.3		_	Testplan	37.5%	100%	37.5%		1 1
1.3.1	CX2INT_iso_keep		Testplan	50%	100%	50%		1 1
1.3.1.1	😑 🖕 Isolation bind_checker Coverage		Testplan	50%	100%	50%		1 1
	i /hm_top_tb/hm_top_inst/u_ret_block_2/check_cov_isol/mon_UPF_GENERIC_OUTPUT_din_bus_1/cgcov_keep_iso_op		CoverGroup	50%	100%	50%		1
	Image: Joint Content of the second		CoverGroup	50%	100%	50%		1
1.3.2	A Misc Covergroups		Testplan	25%	100%	25%		1 1
	🔁 🔟 /hm_top_tb/hm_top_inst/u_ret_block_2/cov_pyr_states_sequence_CX_INT/cgcov_pyr_states_seq		CoverGroup	25%	100%	25%		1
1.4	★ Vhm_top_tb/hm_top_inst/u_ret_block_1/CX_INT\		Testplan	37.5%	100%	37.5%		1 1
1.5	⊕ ☆ Vhm_top_tb/hm_top_inst/u_ret_block_0/CX_INT\	_	Testplan	41.66%	100%	41.66%		1 1
1.6	A vhm_top_tb/hm_top_inst/u_hm_ip/VDD_INT		Testplan	87.5%	100%	87.5%		1 '
1.7	_ → 🔆 Vhm_top_tb/hm_top_inst/u_level_1/VDD_SUB\		Testplan	81.25%	100%	81.25%		1 1
1.8	⇒ 🔆 Vhm_top_tb/hm_top_inst/u_level_1/VDD_HM_INT\		Testplan	75%	100%	75%		1 1
1.8.1	🗟 👷 Misc Coverarguos	2.1	Testplan	75%	100%	75%		1 1
2	🖻 🕁 Tool Low Power Coverage	- C	Testplan	19.87%	100%	19.87%		1 1
2.1	→ Whm_top_tb/hm_top_inst/VDD_MX\		Testplan	25%	100%	25%		1 1
2.1.1	🗟 🖈 primary		Testplan	25%	100%	25%		1 1
2.1.1.1	Power State Coverage		Testplan	50%	100%	50%		1 1
	J /hm top tb/hm top inst/pa coverageinfo/VDD MX/primary/primary STATE COVERAGE/Vhm top tb/hm top inst/pa coverageinfo/VDD MX/primary/PS primary		Coverinstance	50%	100%	50%		1
2.1.1.2	🗈 🔆 Power State Transition Coverage		Testplan	0%	100%	0%		1 1
2.2	Vhm_top_tb/hm_top_inst/VDD_HMN		Testplan	33.33%	100%			1 1
2.3	↓ ↓ ↓ ↓ ↓ ↓ ↓ ↓ ↓ ↓ ↓ ↓ ↓ ↓ ↓ ↓ ↓ ↓ ↓		Testplan	27.77%	100%	27.77%		1 1
2.4	When too tak/m too inst/u level 1/VDD HM INT		Testplan	25%	100%		_	1 1
	<u> </u>					30.0		_





- UPF 3.0 eases specification of design power intent
 - Abstract/refinement of power states
 - Hierarchical composition of power states from IP to System
 - Information Model and API
- Comprehensive PA Coverage and Test plan
 - Extracted from UPF power states and UPF strategies
- Questa PA enables users deploy metrics based verification of low power designs



Let's take a break



Analysis and Reduction: Metrics for Designing Low-Power IP


Ellie Burns, Director of Marketing for Calypto Systems Division





To Prevent "Power Surprises" Need IP Power Audit Methodology

- RTL IP Qualification
 - Customers require IP RTL Qualification Metrics for Power
 - Metrics required to define Power Signoff Criteria
 - Based on the criteria, IPs may be "ranked"
- RTL IPs may require "re-spin" if they do not meet power qualification criteria
 - Coding styles must not be power hungry
 - Wasted power must be reduced
 - RTL designers need to work from a "Low-Power" mindset





But Why Not Just Use Power Consumption Numbers?

- Looking at power consumption numbers through Power Regression
 - Micro-architectural Exploration Evaluating how different micro-architectures impact power.
 - What is the power trend as RTL progresses?
 - Is the power budget being met?
- Power Optimization may need to be looked at "Objectively"
 - How many flops in the design are gated?
 - How many flops are highly efficient?
 - How effective are the enables?
 - Are there any redundant toggles in the design?

	Power Group	Count	Leakage Power(uW)	Internal Power(uW)	Total Power(uW)	Percentage(%)
	memory	2	0.388697	719.494	719.882	20.41%
, 	black box	1	0.314219	87.93	88.2442	2.5%
	register	1171	7.50225	2124.29	2131.8	60.45%
	combinational	3048	4.50639	540.253	544.759	15.45%
	sequential	11	0.0879686	42.002	42.09	1.19%
	total	4233	12.7995	3513.97	3526.77	100%
	clock_network	NA	2.63006	18.8737	21.5038	NA

Number of flops	:	26(100.00%)
Number of conditionally enabled flops	:	8(30.77%)
Number of always enabled flops	:	18(69.23%)
Number of CGIC enabled flops	:	0(0.00%)
Clock Gating Efficiency	:	7.692%

Power Consumption Metrics



- Leakage power
 - Power consumed by current flow through transistors even when turned off.
 Concern in lower geometries and ultra-low-power devices
- Dynamic power = internal+switching power
- Internal power
 - Power consumed by the combination/sequential logic during the switching of the logic states. Depends upon the technology node, switching activity (SA), Load capacitance and input slew
- Switching power
 - Consumed by the nets and is a function of the load capacitances of the cells connected and the switching activity (SA)




Power Consumption Metrics

- Clock tree power
 - Summation of all the power groups (leakage, internal and switching) of the clock networks in the design mostly comprised of buffers/inverters and CGIC cells
- Memory power
 - Summation of all the power groups (leakage, internal and switching) of the memories in the design
- Peak power
 - Peak power is defined as the total power of time window in the entire simulation duration where the maximum switching occurs

Measuring Power Consumption: INITED STATES RTL vs Gate-Level


- RTL Power Estimation
 - Fast turnaround time
 - Target within 15% accuracy of gate-level
 - Best suited to track power during RTL development
- Gate-Level Power Estimation
 - Most accurate flow, close to silicon power consumption
 - Uses either synthesis or post P&R netlist
 - Can use SDF and find glitch power problems
 - Long turnaround time
 - Need to run synthesis and gate-level simulation
 - Good compromise is to be able to use RTL simulation vectors

always	@(posedge	CLK)
-	(A & B)	•
	· / /	





Accurate Power Consumption at RTL Need to Account for Physical



- clk2 Physical prototype
- Flop, latch, CGIC
- Vth distribution
- Clock tree topology
- Fine-grain wire cap model

Physical char. ← SPEF

2/15/2018

*DESIGN FLOW "PIN CAP NONE" "NAME SCOPE LOCAL"

SPEF

*DIVIDER /

*DEL TMTTER *BUS DELIMITER [] *T UNTT 1,0000 PS *C_UNIT 1.0000 FF


*R UNIT 1.0000 KOHM *L UNIT 1.0000 HENRY *143620 n20 *169 clk buf

*73901 mips/dp/rf/auto_clk__c10525



Accurate Power Consumption Requires Good Switching Activity Input

- Understanding switching activity scenarios are important for estimation
- User assumptions about vector sets are often incorrect
 - Could cause a power problem to be missed
- Format choices for switching activity
 - SAIF Sums of toggles, smaller file size, only average power can be calculated
 - SDPD SAIF More accurate
 - Waveform data FSDB, VCD, other native formats large file size, can be used for peak power and optimization
 - Emulation Native waveform, Direct API




Idle Mode? High Traffic? Save Power?



Need to Have a Way to Measure the Quality of Switching Activity Data Togle rate histograms

- Need to audit switching activity data
 - Helps Categorize: Idle, Sustained or Traffic
 - Generates toggle count histograms
 - Detailed reports for all critical signals
 - Flags problematic vectors
 - Flags dead/blocked clocks
- Saves valuable debug time



Better productivity through better quality vector sets – Don't waste unite:



Examples of Power Efficiency Metrics



- Clock-gating Ratio
 - Metric used to measure the percentage of un-gated flops vs. gated flops
- Constant Enable/Clock for ICGs
 - Metric to measure if any ICG's are driven by a constant and can be removed
- Redundant Resets
 - Metric to measure how many flops have resets which are not required and therefore a lower power cell could be used



Examples of Power Efficiency Metrics

- Clock-gating efficiency
 - Metric used to measure the effectiveness of clock gating (ie., reduction of switching activity due to CGIC insertion) of registers in the design
- Memory-gating efficiency
 - efficiency of the memory enables of the memory and the effectiveness of the signals controlling the sleep modes available in the memory.
- Redundant Toggles/Wasted Toggles "Power Leak"
 - Any toggle-activity in the design which is not required for correct functionality



Ungated vs Gated Flops

- Can be determined statically
- Just a number (ratio)
- Tells how many flops in the design are gated vs how many flops in the design are ungated
 - Excludes Synchronizer flops
- Ideally, all flops must have an enable
 - Indicates that RTL designer can be more power sensitive in coding





Constant Enable/Clock for ICGs

- Can be determined statically
- Check to see if ICG enable or clock is driven by a constant
- Based on this, user can decide to remove the ICG
- Can question validity of the enable (will consume leakage power)






Redundant Resets

Whenever reset goes HIGH...

Output of pff2 would be DON'T CARE

ResetVal of pff2 is never observable

Reset of pff2 is redundant






2/15/2018

Clock Gating Efficiency

- Percentage of simulation cycles that the clock is gated off
- Higher CG Eff means lower dynamic switching power consumption
- 100% efficiency => Flop doesn't switch at all
 - Can be indicative of an inactive use mode
- More gating does not always save power
 - Gating logic for the enable can cost more than register power saved





Memory Gating Efficiency

Probability-of-being-0 of "ME/CS" signal is a good indicator of potential dynamic powersaving due to memory-gating and can serve as proxy for measuring power savings


Probability-of-being-1 of "LS" signal is a good indicator of potential leakage power-saving due to sleep-gating and can serve as proxy for measuring power savings

Addr

Rd/Wr CLK

15

D out



Any toggle which is not needed for correct functionality is a power leak




Types of Redundant Toggles and Events that Waste Power

- DATA GATING:
 - Datapath operators (adders, multipliers etc.) whose inputs can be gated to reduce redundant toggles.
- REDUNDANT MUX TOGGLES:
 - Multiplexers whose unselected inputs are consuming a lot of power.
- CLOCK-TOGGLE DATA-STABLE GATING POTENTIAL:
 - Reports potential power savings and efficiency improvement that can be achieved by applying Clock-Toggle Data-Stable based gating on stable flops.
- REDUNDANT MEMORY ADDRESS TOGGLES:
 - Memory address ports which are very active despite memory not being enabled for that duration.
- REDUNDANT MEMORY DATA TOGGLES:
 - Memory data ports which are very active despite memory not being enabled for that duration




Qualifying your IP for Power Throughout the RTL Development Flow

- Use metrics that don't require "power simulations" very early in RTL to gauge whether RTL designers have done adequate work for power
- Track metrics in regression as RTL blocks mature and working towards power budget
- Use metrics for efficiency to "scrub" for power and judge RTL readiness




PESIGN AND VERIFICATION CONFERENCE AND EXHIBITION INITED STATES POWERPro in the RTL Design Cycle





PowerPro Fast and Accurate Power Estimation


- "Physical Aware" flow
 - RTL accuracy: within 15% of layout
 - GL accuracy: within 2-5% of layout
- High Performance and Capacity
- Supports both RTL and Gate-level estimation
- Comprehensive power reports
 - Average and Peak
 - Dynamic and Leakage
 - Logic, memory, register, clock-tree
 - Hierarchical reporting



PowerPro Power Optimization Opportunities and Metrics

Identification of wasted PowerPro Finds More Kinds of **Sequential** power... Opportunities than other Tools Redundancy ... in sequential logic... ... on one or more timed sequential boundaries **PowerPro** Identification of wasted Power Reduction Identification of wasted power... Micro-Combinational power... ... in combinational logic... Architectural Redundancy Redundancy ... that requires more ... on a single timing complex micro-architectural boundary transformations

Visualizer Debugging for PowerPro



2018


DESIGN AND VERIFICATION~

CONFERENCE AND EXHIBITION



Arm_® – Low-Power Mindset with PowerPro

- Used across Arm IP: CPUs, GPUs, interconnect sub-systems, and display cores
- Arm deploys PowerPro from the very start of a pro cycle
- All block IP's run PowerPro frequently before RTL check-in
 - Power benchmarks run in weekly regressions
- RTL estimation within 4-14% accuracy across projects
- Power savings of 10-15% on benchmarks across project schedule
 http://go.mentor.com/4PmgB





 Today's ultra low-power designs will demand a predictable RTL design methodology to achieve power

• Meaningful metrics will be required to qualify IP for power

 Mentor's PowerPro is a complete Low-Power Solution providing metrics, debugging and optimization



Using Emulation for Meaningful Metrics-Based Power Analysis and Verification

Guillaume Boillet, Power Product Specialist








- Why is Emulation needed for Power Analysis?
- What emulation can help with
 - SAIF Generation
 - Dynamic Read Waveform API
 - Activity Plot
 - Real life example: System activity and Arm AXI protocol debug
 - Low-Power Verification with UPF









 How good is your simulation dataset for the power analysis task at hands?





Handle Large SoC (RTL/Gate)



Performance for Complete Verification (e.g. OS Boot) [100s Millions of Cycles !]





Accurate Power Numbers Based on Real Switching Activity



Primary

Concerns

Secondary

- **Representative Power Estimation**
 - Average power (battery life, cooling requirements, cost of energy,...)
 - **Power peaks**
 - Large peaks (~1us) -> Supply integrity,...
 - Narrow peaks (~1ns) -> IR-Drop,...
 - Hot spots (Local IR-Drop...)
 - Power domains partition verification via UPF [Emerging trend – Users increasingly Ready]
 - **Power surges** (dl/dt voltage drop)
 - Concerns High power on very long periods (Electro-migration)


BUT ALSO

2018 DESIGN AND VERIFICATION

UNITED STATES

NCE AND EXHIBITION

- **Representative Power Efficiency analysis**
 - Clock-Gating Efficiency (instantiated or inferred)
 - Memory accesses,...
- Relevant Power Reduction suggestions RTL •
 - Some techniques are highly dependent on quality of local activity information (i.e. Sequential Clock Gating)




Power Consumption

Pwr

UPF

UPF

Verif




- L_{interface}dI/d




- For RTL or netlist
- Online (as emulator is running) or Offline generation
- State-Dependent Path Dependent at gate-level
 - E.g. Toggles of Net A caused when Net B has a rising edge
 - These condition/directives are stored in a Forward SAIF file






Regular vs. Integrated Power Analysis Flow (API)











Activity Plot Applications










Hot Spots Identification Optimization targets, Local IR-Drop,...

Power Trends Compare activity plots across RTL drops

Activity Plot Concepts & Definitions

- Activity Plot is not a power estimation but a power analysis tool (using modeling approach)
 - No attempt at generating Watt numbers
- All metrics expressed with regard to a reference that is chosen to be a FF
 - Register Energy Equivalent (REE)
 - Typical energy consumed by a register data toggle
 - Register Power Equivalent (RPE)
 - Typical **power** consumed by a register whose data toggles *every ns*
 - Register Area Equivalent (RAE)
 - Typical register **area**
- Solution to provide viable approximation of
 - Power estimation metrics
 - Energy <-> Activity Events Plot (REE)
 - Power <-> Activity Plot (RPE)
 - Power Density <-> Activity Density Plot (RPE/RAE)









Activity Plot Use Model



- All contributors broken down (Reg-Q, Reg-Clk, Comb, Mem)
- Multiple views (Power, Energy, Power Density,...)
- Responsive environment to analyze data





2018 DESIGN AND VERIFICATION **System Activity Validation**

- Arm-based system physical prototype showing excessive power
- Problem reproduced with Activity Plot
 - Periodicity of tasks accelerated to increase probability of failure
 - 2 processes using AXI peripheral A and A&B alternatively
 - Process using peripheral A remains active after a while
 - But why?




Power Consumption

D STAT



Correlation of HW events with SW


- Non-intrusive debug methodology using code source analyzer
- Traces the activity of the processors as they execute code
- Code source analyzer cursor was set to where the system should have switched off peripheral A
- Root cause of issue traced back to power controller








- 2 processes on two different cores trying to simultaneously turn off peripheral A
- Implementation was reliant on simple counter of active processes
 - Both processes read counter (answer = 2)
 - Both decrement to 1 and leave peripheral running
- Not just a simple race condition
 - SW actually uses Arm AXI exclusive access instructions
 - Pb is that all cores were identified with same AXI master bus port
- Fix consisted in added part of the transaction ID to the master identifier to truly differentiate originators



ESIGN AND VERIFICATION UNITED STATES EDUCATION ENTERENCE AND EXHIBITION ENTERENCE AND EXHIBITION ENTERENCE AND EXHIBITION ENTERENCE AND EXHIBITION EDUCATION EDUCATION






- Types of checks
 - Static, dynamic and coverage checks for realistic scenarios
 - Can address common case where power controller is implemented in SW
- UPF Support
 - UPF 2.x / UPF 3.0 support



Need For Advanced Debug Capabilities

- Debug environment
 - UPF objects are available in the variable window —
 - PA Domains to summarize UPF data _
 - Waveform window displays supplies and power _ states, link to PathBrowser

View Objects For Entire Design	View Object for particular Scope			wing State Voltage	Filters	Showing Objects for partice scope and recursively below	
PA Domains <@innrtic11> PA Domains					1		
• Entire Design 🔾	Scope: Loa	d tb			Recurs:	ive 🛱	
VA Domain:			Type:		_	▼State:	▼ Filter:
Туре	Name	Line	発 State, Ve	ltage	🔄 Info		
	pd_aon	6					
	pd_lv		毵 ON	1	HierPa	ath: tb.top 🛛	showing cone view
			-				of signal
			発 - 🦳	4		L L	or signin
							7
			炎 OFF->ON	, 0V	🗈 Object	t: tb.top.gnd_snet	Hierarchical path
	pd_retention	41					of signal
			<u>矣</u> 0				
	tb.top.ret	4	発 0		🗈 sense	(negedge)	
			-				
			-				
			-				
	pd_isolation	50	契 -		Isolat	tion S <mark>en</mark> se (high), Cla	<pre>imp yalue(0), Location(parent)</pre>
	isolation …	41	菼 -			/ /	
			-		/		
	pd_hv	62	🛠 ON		HierPa	ath: tb.top	
upply Nets			-				Clicking on any row in this
upply Ports			-				window, shows
Port		7					corresponding line in upf
Port							file in source window
ort							
ort	vdd_hv	63	癸 OFF->ON	,0V->1.2V	I⊵ Object	t: tb.top.vdd_hv	
c Ports			-				
r Switch			-				
Switch	pd_sw	30	-				
Output Port	out_sw_pd	30	👯 OFF,OV		🖻 HierPa	ath : rtlcpa_upf_top.r	<pre>tlcpa_pascope1_tb.rtlcpa_pasc</pre>
Input Ports			-				
			-				
Ack Ports			-				
State	normal_wor	30	-				
State	off state	30			!ctrl	and and	
	PA Domais < @innt(1) A Domains A Domains A Domains Characterization Scope Power Domain Creation Scope Supply Set Supply Retention Conduction Retention Conduction Retention Conduction Restore Signal Supply Set Solation Environ Scopes/Extents Power Domain upply Ports Port Ort Other Suitch Switch Switch Switch Switch Switch Switch Switch Switch State State	<pre>> PA Dommarks < @innrticils >> Demains >> Entire Design O Scope: Loa >> Type Name >> Power Domain pd_lv Creation Scope primary >> Supply Set >> Supply Set >></pre>	<pre>> PA Dommans <ginntlc11> >> Devent Design Scope: Load tb >> Entire Design Scope: Load tb >> Type Line Power Domain pd loan 6 > Power Domain pd lv 18 Creation Scope to primary 26 Supply Set Supply power 21 Supply power 21 Supply power 21 Supply power 21 Supply to to primary 26 Supply Set Signal to top.ret 4 Save Conditon b. top.ret 4 Save Conditon com disource 1 Isolation For Supply Set 1 Soupe/Statents 0 Out vod_lv 1 Save Domain pd_hv 62 Out vod_lv 1 Save 0 Output Port 0 Out sw 30 Output Ports 0 Control Ports 0 Ack Ports 30 Save 3</ginntlc11></pre>	<pre>> PA Domains <@inntlti> >> Design Scope: Load tb >> Entire Design Scope: Load tb >> Type: Type Name Line % State,V >> Owar Domain pd aon 6 × OFF-sON >> Over Domain pd aon 6 × OFF-sON >> Supply Set primary 26 % - > Supply Set primary 26 % - > Supply set power 21 % OFF-ov setore Sign, tb.top.ret 4 % 0 Setore Sign, tb.top.ret 4 % 0 Setore Cond. >> Supply Set pd isolation 50 % - > Isolation En, tb.top.iso 4 % 0 >> Supply Set pd isolation 50 % - > Isolation En, tb.top.iso 4 % 0 >> Supply Set pd isolation 50 % - > Isolation En, tb.top.iso 4 % 0 >> Supply Set pd isolation 50 % - > Isolation En, tb.top.iso 4 % 0 >> Supply Set power 0 % 0 >> Supply Set pd isolation 50 % - > Supply Set pd isolation 50 % - > Supply Set pd isolation 50 % - > Supply Set port 7 % 0FF-sON ort vdd_Lv 18 % 0FF-sON ort 0 vdf_w 20 % 0FF,0V N r Switch df sw 30 % 0FF,0V N r Switch 30 % 0FF,0V N r Switch 7 % 0FF-sON ort 0 vdf_w 20 % 0FF,0V N r Switch 7 % 0FF-sON ort 0 vdf_w 20 % 0FF,0V N r Switch 7 % 0 % 0 % 0 % 0 % 0 % 0 % 0 % 0 % 0 %</pre>	<pre>> PA Domains <ginnrtlcll> > Pa Domains <ginnrtlcll> > Design Scope: Load tb > Entire Design Scope: Load tb > Type Entire Design D doon 6 CFF=0N > Power Domain pd to 1 & 0 > Creation Scope to 1 & 0 > Supply Set primary 26 & - Supply Set primary 26 & - Swatche Sign, tb.top.ret 4 & 0 Supply Set pretention 50 & - Isolation En, tb.top.ret 4 & 0 Supply Set pretention 54 & - Isolation En, tb.top.iso 4 & 0 Supply Set pretention 54 & - Isolation En, tb.top.iso 4 & 0 Supply Set power Sisolation 50 & - Isolation En, tb.top.iso 4 & 0 ScopeStExtents > Port vdd_port 7 & OFF=0N,0V=1.2V Ort vdd_port 7 & OFF=0N,0V=1.2V ort vdd_nv 62 & 0N output Ports - Switch -</ginnrtlcll></ginnrtlcll></pre>	<pre>> PA Domains </pre> <pre>> PA Domains </pre> <pre>> Entire Design Scope: Load tb</pre> <pre>> Entire Design Scope: Load tb</pre> <pre>> Entire Design Scope: Load tb</pre> <pre>> Type Interpret</pre> <pre>> Type Name Line & State, Vcltage E Info </pre> <pre>> Power Domain pd aon 6 coffstore, Vcltage Power Domain pd Iv 18 % ON </pre> <pre>> Creation Scope top 1 coffstore, VCltage > Supply Set primary 26 % - </pre> <pre>> Supply Set pretention 4 % 0</pre> <pre>> Supply Set pretention 54 % 0</pre> <pre>> Supply Set isolation 50 % - </pre> <pre>> Isolation Port</pre> <pre>> Supply Set pretention - </pre> <pre>> Supply Set pretention -</pre>	<pre>> PA Domains - coincritcit> > Design Scope: Load tb > Entire Design Scope: Load tb</pre>



Power Consumption

Power

Density

Pwr

Ana

UPF

Violations

Cut



Power ConsumptionPwr
AnaPower
DensityUPF
ViolationsLP
VerifPower
EfficiencyUPF
Coverage


- Emulators Allow For Exhaustive Exploration of Power Transition Scenarios
 - Power State Coverage
 - Which states are actually reached and how often
 - Power State Transition
 Coverage
 - Which of the allowed transitions are actually covered

UPF OBJECT		Metric	Goal	Status	Coverag Stats
TYPE : SUPPLY SET /TESTBENCH/tb/T	OP/top PD primary				
THE . SUFFLY SET /TESTBERGR/CD/T	50.0%	100	Uncovered		
SUPPLY SET coverage instance cove	50.0%	100	Uncovered		
Power State ON	100.0%	100	Covered		
bin ACTIVE		2	1	Covered	
Pover State OFF	Power State	0.0%	100	ZERO	
bin ACTIVE		0.0%	1	ZERO	
Pover State DEFAULT NORMAL	Coverage	100.0%	100	Covered	
bin ACTIVE		2	1	Covered	
Power State DEFAULT CORRUPT	0.0%	100	ZERO		
bin ACTIVE	6.0%	1	ZERO		
YPE : SUPPLY SET /TESTBENCH/tb/T	OP/top PD.primaru			ZENU	-
		16.6%	100	Uncovered	
UPPLY SET coverage instance cov7	16.6%	100	Uncovered		
Power State ON_to_OFF	0.0%	100	ZERO		
bin ACTIVE	8	1	ZERO		
Power State ON to DEFAULT NORM	100.0%	100	Covered		
bin ACTIVE	31	1	Covered		
Power State ON to DEFAULT CORR	IIPT	0.0%	100	ZERO	
bin ACTIVE	1 8	1	ZERO		
Power State OFF to ON		0.0%	100	ZERO	
bin ACTIVE	Danna Otata	6.05	1	ZERO	
Power State OFF to DEFAIL	Power State	0.0%	100	ZERO	
bin ACTIVE Tra	nsition Coverage	0.0%	1	ZERO	
Power State OFF to DEFAU		0.0%	100	ZERO	
bin ACTIVE		0.0%	1	ZERO	
Power State DEFAULT NORMAL to	100.0%	100	Covered		
bin ACTIVE	31	1	Covered		
Power State DEFAULT NORMAL to	0.0%	100	ZERO		
bin ACTIVE	6.0%	1	ZERO		
Power State DEFAULT NORMAL to	0.0%	100	ZERO		
bin ACTIVE	6.0%	1	ZERO		
Power State DEFAULT CORRUPT to	0.0%	100	ZERO		
bin ACTIVE	0.05	1	ZERO		
Power State DEFAULT CORRUPT to	0.0%	100	ZERO		
bin ACTIVE	0.06	1	ZERO		
Power State DEFAULT CORRUPT to	0.0%	100	ZERO		



Veloce Power App





Value Proposition

- Capacity & Performance
 - Large SoC handling (RTL/Gate), real applications
 - Orders of magnitude faster than simulation & power tools
- Low-Power Verification at SoC level
 - HW or even SW-based power controller
- Activity Trend Analysis
 - Over time and across scenarios
 - Identification of realistic peaks and hotspots
- Realistic Power Vectors Generation
 - For estimation and reduction





- Emulation to generate **representative system payloads**
- Quick estimation of **power profile** with activity plots
- Ability to **dump power vectors** for power analysis tools
- Vector streaming without need for intermediary files
- Correlation of hardware events with software
- For more info download whitepapers on Mentor website (<u>www.mentor.com</u>)
 - "Using Emulation for Meaningful Power Analysis"
 - "System Activity Validation"







Thank you