

Challenges and Mitigations of Porting a UVM Testbench from Simulation to Transaction-Based Acceleration (Co-Emulation)

Vikas Billa, Sundar Haran Microsemi India Pvt. Ltd, Hyderabad, India. vikas.billa@microsemi.com, Sundararajan.Haran@microsemi.com



Power Matters."





- Problem Statement
- Simulation challenges & Proposed Solution
- Introduction to Emulation
- Two-Top TB Architecture
- A Case Study
 - Adopting Emulation
 - Behavioral Models
 - Verification IP's
- Coding Guidelines
- Conclusion





Problem Statement

- Problem: Old methods are no longer adequate
 - Growing SoC designs are pushing the limits of massive system level scenarios in simulation platform





Simulation Challenges

- Adopting the UVM does not address the other verification needs
 - such as the ability to run, debug, and collect metrics for a large number of tests in a short amount of time
- The speed of the simulation is the primary bottleneck
- Limiting the number of simulation tests to meet requirements of tight schedules is alarming and raises doubt about the completeness of verification
- How much Disk usage can we afford for longer runs with bigger complex designs?



2018 DESIGN AND VERIFICATION CONFERENCE AND EXHIBITION UNITED STATES

Proposed Solution

- Solution: The remedy for ever increasing simulation times is using emulation techniques
 - Its need of the hour, that verification experts port their complex testbench and DUT to Emulation platforms
 - This could be the way going forward in exercising system level scenarios that might require longer simulation runtime and huge disk consumption at run time





Introduction to Emulation

- Today's traditional verification flow involves verification at multiple abstraction levels
- Simulation offers a great springiness in debugging and the emulation offers mammoth performance gains
- An ideal solution is to make use of these offerings
 - develop a single, unified testbench which helps in enhancing the productivity and faster verification closure.
- In this paper, we will discuss a case study based on one of our native UVM testbench
- We partitioned the testbench into two top architecture that can be used not only for software simulation, but also used for hardware acceleration/emulation

Choice of Tool – Mentor's Veloce TBX

In this paper, we have used Mentor's Veloce TBX solution to develop emulation ready testbench. To create a unified testbench for both simulation and emulation we need to adhere to the below steps

- 1. Employing two separate domains (two top architecture): an untimed hardware verification language (HVL-TOP) domain and a synthesizable hardware description language (HDL-TOP) domain
- 2. Modeling all the timed testbench code for emulator synthesis in the HDL domain (BFM), leaving the HVL domain untimed (proxy)
- 3. A transaction-level, probably an interface task/function or a pipe based approach to be used as a communication API between the HVL and HDL domains

Two-Top TB Architecture

• HVL and HDL top-level module hierarchies

2018

DESIGN AND VERIFICATION

UNITED STATES

- The HDL domain must be synthesizable
- The HVL domain contains non-synthesizable code
- The communication should be from either way i.e. from HDL to HVL or HVL to HDL







A Case Study

- This paper is a collective case study of PolarFire project
- PolarFire Overview
 - Microsemi's lowest power, cost-optimized mid-range PolarFire FPGA
 - The PolarFire FPGA family spans from 100K logic elements (LEs) to 500K LEs, and offers up to 50% lower power than competing mid-range FPGAs.
 - Applications within wireline access networks and cellular infrastructure, defense and commercial aviation markets, as well as industrial automation and IoT markets
 - An FPGA with an ARM Cortex M3 Processor and programmable analog, offering full customization, IP protection and ease-of-use
- Subsystems Identified for Porting highlighted in this case study





Microsemi PolarFire Architecture



Reference : https://www.microsemi.com/products/fpga-soc/fpga/polarfire-fpga



Adopting Emulation

 To overcome the simulation limits as mentioned in simulation challenges section, we have decided to have a emulation ready verification environment for our PolarFire project



Reference : https://indico.cern.ch/event/305730/contributions/703215/attachments/581425/800387/Veloce_Emulator.pdf

ESIGN AND VERIFICATION Behavioral Models - Porting Challenges UNITED STATES

- We have ported around 78 models to emulation platform which was a huge effort
- Few changes in the HDL models are mentioned below which came across while converting it to synthesizable models
 - #delays are not supported in Veloce; replaced with @ posedge clk or @ negedge clk by using the internal clock generators
 - Converted real datatype to integer datatype
 - Removed tranif0 and tranif1 as is not supported in Veloce
 - .vams files are recoded to .v files

Behavioral Models Porting – Guideline 1

• As tranif0 and tranif1 is not supported in Veloce, the logic has been replicated using assign statement in the emulation model

		<pre>module fabric_model();</pre>	
<pre>module fabric_model(); Simulation Mage</pre>	dal	//code not shown	adal
//code not shown	uer		Juer
		for (i=0; i<80; i++) begin	
for (i=0; i<80; i++) begin		assign x_blnl[i] =	
tranif0 t0 (x_bln1[i],x_gb1[i tranifx	is not	(x_bln_gbl_sell_b === 1'b0) ?	
x_bln_gbl_sell_b);	izable	x_gbl[i] : 'bx;	
end			
		end	
endmodule			
		endmodule	

Behavioral Models Porting – Guideline 2

 In Veloce we need to pass seed as \$random (my_seed), seed value can be assigned in the module declarations or else can be passed through command line using \$value\$plusargs as shown below







Verification IP's

- The Microcontroller subsystem shown in figure 5 has 12 IP's out of which 10 are native protocol IP's and 2 are general protocol
- For Generic Protocol VIP's Mentor Graphics has provided Veloce Transactor Library (VTL)



Microcontroller Subsystem Simulation Verification Environment



- The main challenge here is to port all the existing Simulation VIP's to emulation ready VIP's in a specified time
- Before actual porting the authors have few followed the below steps
 - I. Initially the authors went through the Veloce user guide
 - 2. Ported a native protocol simulation VIP to emulation Platform
 - ✓ Went through numerous phases in understanding the two-top architecture in practical
 - ✓ It took us several debug cycles to bring up the initial version of emulation ready VIP
 - ✓ All the best practices which we found during the porting are mentioned in coding guidelines section



Major changes in Porting - Driver

• The time consuming tasks are placed in the HDL driver and can be called by the HVL Driver as shown below



Major changes in Porting - Monitor

• completeness of the transaction the response need to be send back to HVL from HDL

2018

DESIGN AND VERIFICATION"

UNITED STATES

- happening through the proxy.write(item) method called in HDL and it is implemented in the HVL

```
class apb4_master_monitor extends uvm_monitor;
                                                                interface apb4 master monitor bfm
                                                                (apb4 interface APB);
               virtual apb4 master monitor bfm BFM;
                                                                // pragma attribute apb4 master monitor bfm
               uvm analysis port #(item t) sb post;
                                                                partition_interface_xif
                                                                                                               HDL Monitor
                                                                     import
               task run_phase(uvm_phase phase);
                                                                apb4 master shared pkg::apb4 master seq item
                   forever begin
                                                                    import apb4 agent pkg::apb4 master monitor;
                     BFM.collect data();
                                                 Proxy
                                                                        apb4 master monitor proxy; // pragma
                   end
                                                                tbx oneway proxy.write
               endtask : run_phase
                                                                 task collect_data(); // pragma tbx xtf
                                                                         apb4_master_seq_item_s item;
                function void write(apb4 master seq item s
                                                                         @(posedge APB.PCLK);
           item s);
                   item t item;
                                                                        //code not shown here
                                                                                                          Back Pointer
           apb4_master_seq_item_converter:: to_class(item,
           item s);
                                                                       proxy.write(item);
                   this.item.copy(item);
HVL Monitor
                   sb post.write(this.item);
                                                                endtask : collect data
               endfunction: write
                                                                 endinterface : apb4_master_monitor_bfm
           endclass : apb4 master monitor
```



Major changes in Porting - Top

 In the hvl_top we have used only the run_test() and in the hdl_top the interface, monitor_bfm, driver_bfm are instantiated and are set using uvm_config_db

```
HDL top
                                                     module top hdl();
                                                     logic PCLK;
module top tb();
                                                     logic PRESETn;
                                                      apb4 interface APB(PCLK, PRESETn); // APB
import uvm_pkg::*;
`include "uvm macros.svh"
                                                     interface
                                                      // tbx vif binding block
                                                     initial begin
import apb4 agent pkg::*;
                                                       import uvm_pkg::uvm_config db;
                                                       uvm config db #(virtual
`include "apb4 master demo tb.sv"
                                                     apb4 interface)::set(null, "uvm test top",
`include "apb4 master test lib.sv"
                                                     $psprintf("%m.APB") , APB);
initial
                                                     end
                                                      apb4 master monitor bfm
begin
                                                     APB MONITOR(APB.apb4 mon mp);
    $timeformat( -9, 3, " ns", 12);
                                                     apb4 master driver bfm APB DRIVER
    run test();
                                                     (APB.apb4 mp);
end
                                                     endmodule: top hdl
endmodule : top tb
```

HVL top

VIP Porting – Guideline 1: fork join

2018

DESIGN AND VERIFICATION~

UNITED STATES

• To achieve parallel process in SystemVerilog we use fork join construct, but this fork join is not synthesizable in HDL.



VIP Porting – Guideline 2: Configuration

- Care should be taken in HDL while we are configuring the agent as UVM_PASSIVE
- The key element is to enable the HDL drive_data task logic only if the is_active configuration is UVM_ACTIVE

interface box master driver bfm (box interface BOX); import box master shared pkg::box master seq item s; import box master shared pkg::box master config item s; task drive_data(box_master_seq_item s req, box master_config_item_s req_config,output box master seq item s rsp); // pragma tbx xtf @(posedge BOX.fab box clk) if (req config.is_active == 1'b1) begin // UVM_ACTIVE // code not shown here end Checking if is active is endtask: write data UVM ACTIVE or UVM PASSIVE endinterface: box_master_driver_bfm

2018 DESIGN AND VERIFICATION CONFERENCE AND EXHIBITION UNITED STATES

VIP Porting – Guideline 3: \$urandom_range

• \$urandom_range(MIN,MAX) construct is not synthesizable in HDL domain

```
module random();
logic CLK;
bit cnt=1;
int unsigned seed, my seed;
bit [2:0] addr;
int unsigned MAX=6, MIN=2;
                                               make all +RANDOM SEED=200
initial begin
 if($value$plusargs ("RANDOM SEED=%d ", my seed))
begin
            my seed=seed;
  end
                                                        addr is randomized and
end
                                                         then MIN and MAX
                                                         selections are used
always@(posedge CLK) begin
    addr=$random(my seed);
     addr= MIN+(addr %(MAX-MIN));
     $display( "Random Range addr=%0d", addr
                                                   );
end
// clock generator
end
endmodule
```

DESIGN AND VERIFICATION VIP Porting – Guideline 4: \$display

For runtime controllability, use test_plusargs/value_plusargs as shown below

2018

CONFERENCE AND EXHIBITION UNITED STATES





Conclusion

- In this paper, we have discussed on how to port a simulation environment to a emulation ready UVM framework by using Mentor Veloce TBX Flow
- The key highlights in porting are:
 - Two-Top TB architecture
 - Communication API between HDL and HVL and vice versa
- To summarize we have discussed on
 - Simulation Challenges
 - Porting from Simulation VIP to Emulation VIP
 - Coding Guidelines
 - Finally developed a unified testbench without conceding any of the UVM capabilities



Future Work

- The ported behavioral models and VIP's are tested at block level
- Currently working on integrating these models and VIP's
 - in to the top level verification environment
 - once this is done we are planning to do a performance analysis between pure simulation and emulation environments





References

- 1. UVM User Manual, uvmworld.org
- 2. UVM Cookbook Emulation, Mentor Verification Academy
- 3. Standard Co-emulation Modeling Interface (SCEMI) Version 2.2, Accellera, January 2014
- 4. Master.pdf veloce user guide
- 5. How to Boost Verification Productivity with SystemVerilog/UVM and Emulation, Hans van der Schoot, DVCon Europe 2015
- 6. STMicroelectronics: Simulation + Emulation = Verification Success
- 7. https://indico.cern.ch/event/305730/contributions/703215/attachments/581425/800387/Veloce_Em ulator.pdf
- 8. https://www.microsemi.com/products/fpga-soc/fpga/polarfire-fpga
- 9. Microsemi Internal Specification Documents
- 10. Microsemi Internal Testbench Documents



Acknowledgement

- We profoundly thank colleagues and management team at Microsemi India Pvt. Ltd, Hyderabad for their valuable support
- Special thanks to
 - Rohit Malyan, Emulation Consultant, Mentor Graphics

Thanks to **DVCON** USA for giving us this opportunity





Questions