Building Smart SoCs

Using Virtual Prototyping for the Design and SoC Integration of Deep Learning Accelerators

Holger Keding Solutions Architect





Silicon to Software



Agenda


Deep Learning Market and Technology Trends

- How to Design a Deep Learning Accelerator (DLA)
 - Analytical Performance Modeling
 - Shift Left Architecture Analysis and Optimization with Virtual Prototyping
- Example
 - Importing Network Algorithms as prototxt + generate analytical model spreadsheet
 - Find suited configuration and scaling parameters in analytical model
 - Validate first results, and explore architecture for dynamic and power aspects using Virtual Platforms
- Summary





Increasing number of AI Accelerators



Source: Qualcomm AI Day Speaker Presentation 2019





AI Chip Landscape

V0.5 August, 2019



All information contained within this infographic is gathered from the internet and periodically updated, no guarantee is given that the information provided is correct, complete, and up-to-date.





S.T.

Deep Learning Technology Trends

New Neural Network algorithms


- Higher accuracy, lower size and less processing
- But: less data re-use, less cycles per byte

Neural Network Compiler optimizations

- Loop-tiling, -unrolling, and -parallelization
- Splitting and fusing of Neural Network layers
- Memory layout optimization across layers
- Optimized code generation to utilize available hardware accelerators

Deep Learning Accelerator optimizations

- Schedule workload on parallel hardware engines
- Optimize and reduce data transfers to and from memory







AI SoC Design Challenges

Brute-force Processing of Huge Data Sets

- Choosing the right algorithm and architecture: CPU, GPU, FPGA, vector DSP, ASIP
 - CNN graphs evolving fast, need short time to market, cannot optimize for one single graph
 - Joint design of algorithm, compiler, and target architecture
 - Joint optimization of power, performance, accuracy, and cost
- Highly parallel compute drives memory requirements
 - High on-chip and chip to chip bandwidth at low latency
 - High memory bandwidth requirements for parameters and layer to layer communication
- Performance analysis requires realistic workloads to consider dynamic effects
 - Scheduling of AI operators on parallel processing elements
 - Unpredictable interconnect and memory access latencies

Large Design Space drives Differentiation by AI Algorithm & Architecture





Agenda

• Deep Learning Market and Technology Trends


How to Design a Deep Learning Accelerator (DLA)

- Analytical Performance Modeling
- Shift Left Architecture Analysis and Optimization with Virtual Prototyping
- Example
 - Importing Network Algorithms as prototxt + generate analytical model spreadsheet
 - Find suited configuration and scaling parameters in analytical model
 - Validate first results, and explore architecture for dynamic and power aspects using Virtual Platforms
- Summary







How to design a DLA?



Analytical Performance Models

Simple Example: Amdahl's Law [1]






[1] Validity of the Single Processor Approach to Achieving Large Scale Computing Capabilities (1967)

- Simple insightful formula, with restricted applicability, though.
- "All models are wrong but some are useful" (George Box, 1978)






Analytical Models – Roofline Models (1)








Analytical Models – Roofline Models (2)








Analytical Models – Roofline Models (3)







Analytical Models – Roofline Models









Example: Analytical Model for CNN Convolutional Layer (1)

Conv1 of AlexNet



Example: Analytical Model for CNN Convolutional Layer (2)


Conv1 of AlexNet





Example: Analytical Model for CNN Convolutional Layer (3)


Conv1 of AlexNet






Example: Analytical Model for CNN Convolutional Layer (4)

Conv1 of AlexNet




Example: Analytical Model for CNN Convolutional Layer (5)

Conv1 of AlexNet – with very simple tiling



Example: Analytical Model for CNN Convolutional Layer (6)

Conv1 with tiling



2019



Example: Analytical Model for CNN Convolutional Layer (6)


Conv1 with tiling

 $d_{input} = \frac{i_c}{T_c} \cdot \frac{k}{T_k} \cdot \frac{o_w}{T_w} \cdot \frac{o_h}{T_h} \cdot (T_c \cdot (S_h T_h + k_h - S_h) \cdot (S_w T_w + k_w - S_w))$

$$d_{weight} = \frac{i_c}{T_c} \cdot \frac{k}{T_k} \cdot \frac{o_w}{T_w} \cdot \frac{o_h}{T_h} \cdot (T_c T_k \cdot k_w k_h)$$

Now it gets more tricky: Taking into acount non-integer relations of tiling parameters and channel dimensions:

$$d_{weight} = \frac{i_c}{T_c} \cdot \frac{k}{T_k} \cdot \left[\frac{o_w}{T_w}\right] \cdot \left[\frac{o_h}{T_h}\right] \cdot (T_c T_k \cdot k_w k_h)$$




Tiling also brings the operational intensity

closer to the optimum HW utilization point

$$d_{input} = i_c \cdot \left[\frac{k}{T_k}\right] \cdot \left(\left\lfloor\frac{o_w}{T_w}\right\rfloor \cdot \left\lfloor\frac{o_h}{T_h}\right\rfloor \cdot \left((S_h T_h + k_h - S_h) \cdot (S_w T_w + k_w - S_w)\right)\right) + \left[\frac{(o_w \mod T_w)}{T_w}\right] \cdot \left((S_h T_h + k_h - S_h) \cdot (S_w \cdot (o_w \mod T_w) + k_w - S_w)\right) + \left\lfloor\frac{(o_h \mod T_h)}{T_h}\right\rfloor \cdot \left((S_h \cdot (o_h \mod T_h) + k_h - S_h) \cdot (S_w \cdot T_w + k_w - S_w)\right) + \left\lfloor\frac{(o_h \mod T_h)}{T_h}\right\rfloor \cdot \left((S_h \cdot (o_h \mod T_h) + k_h - S_h) \cdot (S_w \cdot (o_w \mod T_w) + k_w - S_w)\right)$$


Example: Analytical Model, Mapping Conv to HW Resources




acce

SYSTEMS INITIATIVE

#MAC cells can be configured to scale up/down peak performance




Tiling parameters and MAC Cell number and depth should





Roofline model





Roofline model LeNet 4.7.1 Convolution $o_w \cdot o_h \cdot o_c \cdot k_w \cdot k_h \cdot rac{i_c}{l_{group}}$ MAC operations conví $l_{group} \left\lceil \frac{i_c}{T_c \cdot l_{group}} \right\rceil \left\lceil \frac{k}{T_k \cdot l_{group}} \right\rceil \cdot o_h \cdot o_w \cdot k_w \cdot l$ MAC cycles pool $i_h \cdot i_w \cdot \left[\frac{i_c \cdot b_i}{atom_{DMA} \cdot l_{group}}\right] \cdot atom_{DMA} \cdot l_{group}$ $d_{input} = d_{CDMA_DAT}$ conv2 Operational Intensity (Operations/Byte) pool2 ip1 10³ relu1 DDR4-3200 @ 25.6 GBIS DDR3.800 @ 6.4 GBIS Conv2 Conv1 10 Perfomance [GMAC/s] SDP 10¹ PDP IP3 IP4 10⁰ Pool1-2 ReLU3 10^{-1} DESIGN AND VÈ accelle CONFERENCE AND EXHIBITION 10^{-1} 10⁰ 10^{1} 10² 10³ ROP Operational Intensity [MAC/Byte] SYSTEMS INITIATIVE

2019

Analytical Model as Python Generated Spreadsheet


Expressions represent both Algorithmic and HW -> calculate attainable performance

A	В	С	D	E	F	G	Н	1	J	К	L	М	Ν	0	Р	Q	R	S	Т	U	V	W	Х	Y	Z	AA	AB
1																											
						clock_sp	mem_ba																				
		depth_r	m data_siz		dma_ato	eed	ndwidth	cbuf_siz	elem_pe	elem_pe																	
2	num_mac_cell	ac_cell	e	axi_atom	m	[Mhz]	[MBs]	e [kiB]	r_cycle_x	r_cycle_y																	
3	1	.6 (64 2	64	32	1000	12800	512	2 16	4																	
4																											
5												ļ.,															
						kernel_																				packing_i	packing_o
6	name	type	ifmap_w	ifmap_h	ifmap_c	W	kernel_h	kernel_n	stride_w	stride_h	pad_w	pad_h	group	p bias	output_w	output_h ou	itput_c	surf_num i	needs_tiling					sdp_mode		n	ut
7	conv1	CONV	224	224	3	3 7		7 64	1 2	2	3	3 3		1 True	112	112	64	1		1605632			CONV, X1_ALU	PER_KERNEL		LOOSE	LOOSE
8	bn_conv1	BN	112	112	64	Ļ								1	112	112	64	4	FALSE	1605632	0	1605632	X1_ALU, X1_MUL			LOOSE	LOOSE
9	scale_conv1	SCALE	112	112	64	Ļ								1	112	112	64	4	FALSE	1605632	0	1605632	X1_MUL			LOOSE	LOOSE
10	conv1_relu	RELU	112	112	64	ļ								1	112	112	64	4	FALSE	1605632	0	1605632	X1_RELU			LOOSE	LOOSE
11	pool1	POOL	112	112	64	4 3	3	3	2	2	() () [1	55	55	64	4	FALSE	1605632	0	387200	PDP			LOOSE	LOOSE
12	res2a_branch1	CONV	55	55	64	1	. 1	L 64	l 1	. 1	() () :	1 True	55	55	64	4	FALSE	387200	2048	387200	CONV, X1_ALU	PER_KERNEL		LOOSE	LOOSE
13	bn2a_branch1	BN	55	55	64	Ļ								1	55	55	64	4	FALSE	387200	0	387200	X1_ALU, X1_MUL			LOOSE	LOOSE
14	scale2a_branch1	SCALE	55	55	64	Ļ								1	55	55	64	4	FALSE	387200	0	387200	X1_MUL			LOOSE	LOOSE
15	res2a_branch2a	CONV	55	55	64	4 3	3	3 64	l 1	. 1	1	. 1		1 True	55	55	64	4	FALSE	387200	18432	387200	CONV, X1_ALU	PER_KERNEL		LOOSE	LOOSE
16	bn2a_branch2a	BN	55	55	64	Ļ								1	55	55	64	4	FALSE	387200	0	387200	X1_ALU, X1_MUL			LOOSE	LOOSE
17	scale2a_branch2a	SCALE	55	55	64	ļ.								1	55	55	64	4	FALSE	387200	0	387200	X1_MUL			LOOSE	LOOSE
18	res2a_branch2a_relu	RELU	55	55	64	Ļ								1	55	55	64	4	FALSE	387200	0	387200	X1_RELU			LOOSE	LOOSE
19	res2a_branch2b	CONV	55	55	64	4 3	3	3 64	1	1	1	. 1		1 True	55	55	64	4	FALSE	387200	18432	387200	CONV, X1_ALU	PER_KERNEL		LOOSE	LOOSE
20	bn2a_branch2b	BN	55	55	64	Ļ								1	55	55	64	4	FALSE	387200	0	387200	X1_ALU, X1_MUL			LOOSE	LOOSE
21	scale2a_branch2b	SCALE	55	55	64	ļ.								1	55	55	64	4	FALSE	387200	0	387200	X1_MUL			LOOSE	LOOSE





Exploring different numbers of MAC cells and their depth







Analytical Model Summary


What is achieved and what comes next?

What we have seen:

- + Good first order analysis of static effects
- + Results within minutes
- ~ Requires deep understanding of both algorithm and architecture


What is not covered

- Implementation overhead is hard to predict and not ,priced in' in first round
- Omits dynamic effects
- Joint performance and power is difficult






How to design a DLA?




Shift Left Architecture Analysis and Optimization



Platform Architect Ultra

Providing a Comprehensive Library of Generic and Vendor Specific Models




Workload Modeling and Mapping

- Workload Model
 - Task level parallelism and dependencies
 - Characterized with processing cycles and memory accesses
- SoC Platform Model
 - Accurate SystemC Transaction level models of processing elements, interconnect and memory
- Map workload to platform
- Analyze performance metrics
 - End-to-end constraints
 - Workload activity

...

- Utilization of resources
- Interconnect metrics
 - Latency, Throughput, Contention
 - Outstanding transactions






System Level Power Modeling

7362902

7362904

recording

- Workload Model
 - Task level parallelism and dependencies
 - Characterized with processing cycles and memory accesses
- SoC Platform Model
 - Accurate SystemC Transaction level models of processing elements, interconnect and memory
- System-level Power Overlay Model
 - Define power state machine per component
 - Bind power models to Virtual Prototype
 - Measure power and **Energy/Power** performance based on real activity and utilization





Platform Architect Ultra AI Exploration Pack (XP)

Exploration & optimization of AI designs

🚊 AIStarter

AIExamples

🛓 🐴 AIHWBlocks

AIOperators

Conv

Hardmax

MatMul 🗍

MaxPool

Operator Library

NVDLA Performance

Model Example

scml tm proc element

. 🔝 AveragePool . 🕕 BatchNorm

ConvTranspose

CNN

workload model

2019


- Automated generation of workloads from Al frameworks
 - AI Operator Library for Neural Network modeling
 - E.g. Convolution, Matmul, MaxPool, BatchNorm etc.
 - Example workload model of ResNet50 Neural Network
 - Utility to convert prototxt description to workload model using AI operator library
- Al centric HW architecture model library
 - VPUs configured to represent AI compute and DMA engines

utilization

- Interconnect and memory subsystem models
- Example performance model of NVIDIA Deep Learning Accelerator (NVDLA)
- AI centric analysis views: memory + processing



Workload Model of One Convolution Layer



Agenda

- Deep Learning Market and Technology Trends
- How to Design a Deep Learning Accelerator (DLA)
 - Analytical Performance Modeling
 - Shift Left Architecture Analysis and Optimization with Virtual Prototyping


Example

- Importing Network Algorithms as prototxt + generate analytical model spreadsheet
- Find suited configuration and scaling parameters in analytical model
- Validate first results, and explore architecture for dynamic and power aspects using Virtual Platforms
- Summary





Example: Resnet-18 (Inference) with NV-DLA



accelle

SYSTEMS INITIATIVE

- speed of DDR memory and of data path



Resnet18

Network

Neural


ResNet-18 Workload model generated with AI-XP

Tasks Deadli	nes	Parameters				/	Default												
GTL_20:Task	• • • • • •	Filter	All	\$	🤔 🗞 🔝														
Name	Туре		conv1	bn_conv1	scale_conv1	i •Q.													
- ResNet_18		in_img_h	32	32	32														
2 Start	GTL_20:Task	in_img_w	32	32	32	C	The Galler and	buchs, beauch		hi nationality				00					
3 data	GTL_20:Task	num_in_chnls	3	3	3									- 2	anda mir 🖷				
4 conv1	Al_Operators:Conv _	in_kernel_h	7			-		in the bound	noslečki, tron težni	a near transfer	Die Gesternen Breese	h hat he had he	hate	10					
5 bn_conv1	Al_Operators:BatchNorm	in_kernel_w	7																
6 scale_conv1	Al_Operators:Scaling	num_filters	64				and training	and to see	and the local	noth in m	and house	tert to a	colorite (col	_					
7 conv1_relu	Al_Operators:ReLu	padding_h	3			-													
8 pool1	Al_Operators:MaxPool	padding_w	3																
9 res2a_brand	ch1 Al_Operators:Conv	stride_h	2																
10 bn2a_branc	h1 Al_Operators:BatchNorn	stride_w	2				Te de bran	Inche beunch											
11 scale2a_bra	anch1 Al_Operators:Scaling	in_img_buff_base	0	0	0									C C	mail mail				
12 res2a_brand	ch2a Al_Operators:Conv	in_img_buff_size	4096	4096	4096	-		Inche Insured	makin bu	Tro Ca. Imania	to the branch	tate teac	Cakete Inst	<u>i</u>					
13 pool1_mux	GTL_20:Task	in_kernel_buff_base	4096			-			These sectors and the sectors	a retu									
14 bn2a_branc	h2a Al_Operators:BatchNorn	in_kernel_buff_size	1024																
15 scale2a_bra	anc Al_Operators:Scaling	out_feature_buff_base	0	0	0			a tech terret	C coldinated	Carola Insular			Calebra Ind	0.0					
16 res2a_brand	ch2 Al_Operators:ReLu	out_feature_buff_size	4096	4096	4096														
17 res2a_brand	ch2b Al_Operators:Conv	in_img_fetch_scaling	1	1	1									10					
18 bn2a_branc	h2b Al_Operators:BatchNorm	in_kernel_fetch_scaling	1			-													
19 scale2a_bra	anc Al_Operators:Scaling	out_feature_scaling	1	1	1	-	Terris_Impart	to to to not		ande-in-trai				_					
20 res2a	GTL_20:Task	num_ops_scaling	1	1	1					لكا				Prosta P	nosis, role				
21 res2a_relu	Al_Operators:ReLu	in_img_fetch_bytes	3072	3072	3072	-		lok low	nandaria Jaran Mata	a nosis Januar Sanaka	b to ske brand	b to be branch	node-to-trans	10					
22 res2b_brand	ch2a Al_Operators:Conv	in_kernel_fetch_bytes	9408			-													
23 bn2b_branc	h2a Al_Operators:BatchNorn	num_ops	4800512	21504	3072		nest trans	the to be seen in	Loieb to	Incide teams	neet trans	Directo transfer	a sale in trail						
24 scale2b_bra	anc Al_Operators:Scaling	out_feature_bytes	16384	3072	3072	-			101	i rete transfil	Devision and the second		hith	CO Provib	no to min				
25 res2b_brand	ch2 Al_Operators:ReLu	out_feature_h	16			-													
26 res2b_brand	ch2b Al_Operators:Conv	out_feature_w	16																
27 bn2b_branc	h2b Al_Operators:BatchNorn	num_chunks	1	1		-		5											
28 scale2b_bra	anc Al_Operators:Scaling	Туре	AI_Op	Al_Ope	Al_Operat									00	Ter Ga reta				
29 res2b	GTL_20:Task	use_global_stats		true					L. Market		ne Ger brunn	hris tops	cate to a	- j					
30 res2a_relu_	mux GTL_20:Task	mode			Global	-			Calca Inte					10					
		in_scalar_buff_base			0														
Connections		in_scalar_buff_size			4096			terite_terres	Carate City Incol	no do trans	De Ch_brand	terite terret	Catelo ter	0.0			0.0		
Filter	f fx	in_scalar_fetch_scaling			1									r a a	no Ga mar	pres.		- Comb	
		in_scalar_fetch_bytes			0									20 20			10		
																			2019
																			$\langle ZUIY$





Example: Brief Overview of NVDLA



SYSTEMS INITIATIVE

Convolution Engine (CONV_CORE)

- Works on two sets of data: offline-trained kernels (weights) and input features (images)
- configurable MAC units and convolutional buffer (RAM)
- Executes operations such as tf.nn.conv2d

Single Data Point Processor (SDP)

- Applies linear and non-linear (activation) functions onto individual data points.
- Executes e.g. tf.nn.batch_normalization, tf.nn.bias_add, tf.nn.elu, tf.nn.relu, tf.sigmoid, tf.tanh, and more.

Planar Data Processor (PDP)

- Applies common CNN spatial operations such as min/max/avg pooling
- Executes e.g. tf.nn.avg_pool, tf.nn.max_pool, tf.nn.pool.

Cross-channel Data Processor (CDP)


- Processes data from different channels/features, e.g. local response normalization (LRN) function
- Executes e.g. tf.nn.local_response_normalization

Data Reshape Engine (RUBIK)

- Performs data format transformations (splitting, slicing, merging, ...)
- Executes e.g. tf.nn.conv2d_transpose, tf.concat, tf.slice, etc.



VP Simulation Results of Initial Configuration






Performance limited by processing, use wider SIMD data path

2019 DESIGN AND VERIFICATION[®] DVCON CONFERENCE AND EXHIBITION EUROPE

Simulation Reveals Implementation Effects... (1)


Differences between calculated and measured data read/write amount







Simulation Reveals Implementation Effects... (2)

Differences between calculated and measured execution time



Convolutional Layers 1&2 of LeNet on NVDLA









Back-Annotate Simulation Findings To Analytical Model

Caffe .prototxt

Platform Architect / Simulation Model

Creation and Explor				n ins Workload a				R. R	RENVORGAN						
				Parameters	*1					5.0 5.0					
Tasks Deadlin								-	- V - 1						
FRuf GTL 20:T	isk 🗘 😡	10 Pa 1	30	Filter d	Ali	•	C 🗞 🗈	63							
Name	Туре	priority			conv1		scale_conv1	100	-						
				in img h	224		112	Da	1.00		and the second s		*		
2 Start			4	in img w	224		112	10	-						
3 data	10TL_20_Task		9	num in chnis	3	64	64	-							
4 conv1.				in kernel h	7					and from the same from the same	And Acate and				
5 bn_conv1				in kernel w	7				-		100			and the second states	
6 scale_com/2				num filters	64								- Anna inter		
7 conv1 retu				padding h	3				-	100000000000000000000000000000000000000	10-10-10-10-10-10-10-10-10-10-10-10-10-1				
8 pool1				padding w	3										
9 res2a_brand	h1 AU_Courators			stride h	2							CONTRACTOR OFFICE	Concession in the local division in the loca		
10 bn2a_branch	1 AU Operators			stride w	2				-			Call - Call	1.00		
11 scale2a_bra	n Al Operation			in img buff base	2147483648	2148237312	2152251392				Ca.		-		
12 res2a_brand				in img buff size	753664	4014080	4014080				3.8				
13 pool1 mux			¢	in kernel buff base	3221225472										
14 bn2a_branch				in kernel buff size	94208				- 1	Ch Canada	a Quant	0.44			
15 scale2a_bra	n Al Operators			out feature buff base	2684354560	2688368640	2692382720						100	A COLORADO DE LA COLO	
16 res2a_brand				out feature buff size	4014080	4014080	4014080			Contraction of the local division of the loc	THE OWNER OF STREET	Carlo Carlos Carlos	- Q		
17 res2a brand				in imp fetch scaling	5	5	5			100	100				
•			•	in kernel fetch scaling	10					and distant over friends over \$100			and the second second		
Connections				out feature scaling	5	5	5		-	THE DESIGN OF THE OWNER	CO DESCRIPTION OF	10.00		A name and a new	
Connections	6			num ops scaling	1	1	1		1 22		10		Long Street		
Fiter	8		Put -1 -1	in img fetch bytes	752640	4014080	4014080		-		100				
				in kernel fetch bytes	94080										
src_task		chnl_size		num ops	235225088	5619712	802816		1	Company of the second second	A (AND) CONTRACTOR				
1 convl				out feature bytes	4014080	4014080	4014080		-				1,000	And Address of the Owner, where the Owne	
2 bn_conv2	scale_conv1			out feature h	112					5-5-5-5-5-5-	and were descent office	100 Con 100 Con 100	a sea a s		
3 scale_conv1	conv3_cela		-1	out feature w	112				-						
				num chunks	16	16				1.0					
				Type		Al Operators					100 million (100-	And in case of the local division of the loc	1		
				use global stats		true							1	The grant of the second	
				mode			Global				-				
				in scalar buff base			3221319680								
				in scalar buff size			0			the fame and fame and a series	and Sector and				
				in scalar fetch scaling			1		-				and the second	and sugar	
				in scalar fetch bytes			0				and some states which		and the second		
				bias term			true								
									-	- -	1-1-1-		•		•=F •=F
									-		- C.M.		-		
4				•					· · · · · · · · · · · · · · · · · · ·	(•]					

Spreadsheet / Analytical Model


				1	1	1	1	1 4	1	1	1										
num MAC cell	depth MAC cell	MAC Units	data_ty oe in	data_ty pe weight	AXLAT OM	DMA_A TOM	Clock speed [MHz]	Nemor y bandwi dth	Bandwi dth utilzatio n	SDP elemen tsiloyol je	obut size IkiBI										
15	64	1024	2			32	1000	12.8	1	- 15											
100	01	PEAL T	1			012	1000	nii . 97	,	10	0.12										
																					MA
																	out_cha		Needs	MAC	
		image_w	image_h	image_o	kernels	kernel_w	kerneLh	stride_w	stride_h		pad_h	pad_w	group	bias	height	width	nnel	surf num	tiling	operations	model
	CONV	227	58		96			4	4	FALSE	C		1 1	TRUE	12						
	CONV	227	58					4	4	FALSE	C		1 1	TRUE	12						
	CONV	227	58					4	4	FALSE	0	(0 1	TRUE	12						
	CONV	227	58					4	4	FALSE	0	0	1 1	TRUE	12						
	CONV	227	35			11	11	4	4	FALSE	0	(0 1	TRUE	7						
	CONV	227	227			11	11	4	4	FALSE	0) 1	TRUE	55				TRUE	105415200	2196
	RELU	55								FALSE	0				55				FALSE	0	
	NORM	55									0				55				FALSE	0	
	POOL	55				1 3				FALSE	0				27					0	
	CONV	27	27			5	5	1	1	TRUE	2			TRUE	27				FALSE	223948800	2916
	RELU	27	27								C				27					0	
	NORM	27									0				27					0	
	POOL	27	27			1 3		2	2	FALSE	0)		13					0	
	CONV	13				. 3	3	1	1	TRUE			1 1	TRUE	13					149520384	146
	RELU	13									0)		13					0	
	CONV	13				3	3	1	1	TRUE			1 2	TRUE	13					112140288	109
	RELU	13									0)		13					0	
	CONV	13				: 3	3	1	1	TRUE			1 2	TRUE	13					74760192	730
	RELU	13									0		·		13					0	
	POOL	13				1 3		2	2	FALSE	C				6					0	
P6	IP	6	6			6	6	1	1	FALSE	C			TRUE			1 4096			0	36
	RELU	1	1	4096							0						1 4096			0	
P7	IP	1	1	4096		1	1	1	1	FALSE	C			TRUE			1 4096			0	
	RELU	1	1	4096							C		-				1 4096	256		0	
P8	P	1	1	4096	1000	1	1	1	1	FALSE			1	TRUE			1 1000	256	FALSE	0	4
Total																					2873






Impact of SIMD Width on Performance

Resource Utilization of CONV Datapath (yellow), CONV DMA (red) and other components



SYSTEMS INITIATIVE

DDR Memory Bandwidth and Power Improvement



SYSTEMS INITIATIVE


Resnet 18 Example Sweep

Goal: 100 ms latency, minimize power & energy

	Name	simtime_us	outstanding	sz_in_bytes	speed_bin	Clk/perioc	opc	
23	run_b32_opc64_clk05_DDR4_1866M_os4	4416.966	4	32	DDR4-18	0.5	64	
24	run_b32_opc64_clk05_DDR4_1866M_os8	4235.459	8	32	DDR4-18	0.5	64	
25	run_b16_opc128_clk10_DDR4_2400_os4	5990.249	4	16	DDR4-2400	1	×	L
26	run_b16_opc128_clk10_DDR4_2400_os8	5657.129	8	16	DDR4-2400	1	128	L
27	run_b16_opc128_clk10_DDR4_1866M_os4	6994.128	4	16	DDR4-18	1	128	Г
28	run_b16_opc128_clk10_DDR4_1866M_os8	6676.136	8	16	DDR4-18	1	128	L
29	run_b16_opc128_clk075_DDR4_2400_os4	5509.487	4	16	DDR4-2400	0.75	128	L
30	run_b16_opc128_clk075_DDR4_2400_os8	5189.458	8	16	DDR4-2400	0.75	128	L
31	run_b16_opc128_clk075_DDR4_1866M_os4	6485.257	4	16	DDR4-18	0.75	128	L
32	run_b16_opc128_clk075_DDR4_1866M_os8	6207.377	8	16	DDR4-18	0.75	128	L
33	run_b16_opc128_clk05_DDR4_2400_os4	5141.269	4	16	DDR4-2400	0.5	128	L
34	run_b16_opc128_clk05_DDR4_2400_os8	4797.354	8	16	DDR4-2400	0.5	128	
35	run_b16_opc128_clk05_DDR4_1866M_os4	6402.813	4	16	DDR4-18	0.5	128	
36	run_b16_opc128_clk05_DDR4_1866M_os8	6080.660	8	16	DDR4-18	0.5	128	
37	run_b32_opc128_clk10_DDR4_2400_os4	4228.984	4	32	DDR4-2400	1	128	
38	run_b32_opc128_clk10_DDR4_2400_os8	4066.654	8	32	DDR4-2400	1	128	
39	run_b32_opc128_clk10_DDR4_1866M_os4	4444.511	4	32	DDR4-18.	1	128	L
40	run_b32_opc128_clk10_DDR4_1866M_os8	4236.462	8	32	DDR4-18	1	128	L
41	run_b32_opc128_clk075_DDR4_2400_os4	3464.214	4	32	DDR4-2400	0.75	128	L
42	run_b32_opc128_clk075_DDR4_2400_os8	3261.505	8	32	DDR4-2400	0.75	128	
43	run_b32_opc128_clk075_DDR4_1866M_os4	3963.731	4	32	DDR4-18	0.75	128	Г
44	run_b32_opc128_clk075_DDR4_1866M_os8	3769.144	8	32	DDR4-18	0.75	128	L
45	run_b32_opc128_clk05_DDR4_2400_os4	2981.385	4	32	DDR4-2400	0.5	128	L
46	run_b32_opc128_clk05_DDR4_2400_os8	2795.655	8	32	DDR4-2400	0.5	128	
47	run_b32_opc128_clk05_DDR4_1866M_os4	3483.204	4	32	DDR4-18	0.5	128	
48	run_b32_opc128_clk05_DDR4_1866M_os8	3301.767	8	32	DDR4-18	0.5	128	

Sweep parameters

- Burst size: 16, 32
- Outstanding transactions: 4, 8
- DDR memory speed: DDR4-1866, DDR4-2400
- Clock frequency of data path: 1, 1.33, 2GHz
- SIMD width: 64, 128 operations per cycle







Sweep Over Hardware Parameters, Latency

Sum of simtime_us







Power/Performance/Energy Trade-off Analysis



SYSTEMS INITIATIVE

Example: Resnet-18 with NV-DLA





Goal:

- 100 ms latency, minimize energy

Optimize Hardware configuration:


- SIMD width: 128 operations per cycle
- Burst size: 32 bytes
- outstanding transactions: 8
- speed of DDR memory: DDR4-1866
- speed of data path: 1GHz






Summary

- Be fast and get it right!
- Shift Left with Virtual Prototyping
- Joint Optimization of Algorithm, Architecture, and Compiler





Thank You

Questions



