Build Reliable and Efficient Reset Networks with a Comprehensive Reset Domain Crossing Verification Solution

Wanggen Shi, Big Fish Semiconductor Ltd., China Yuxin You, Mentor, a Siemens Business, China Kurt Takara, Mentor, a Siemens Business, USA









BigFish Overview

- Focus on AI & IoT and chip solution
- Capability including SoC, sw Dev.& OS, Modem tech, Software&Hardware system integration and Design of 2C&2B products
- Products including mobile, UAV, super Ethernet ,IoT...



The Need for RDC Verification


- Why reset issues are a problem?
 - Asynchronous reset domain crossing cause metastability
 - Reset issues result in unreliable functionality or possible silicon damage
 - Functional simulation detection is probabilistic
- Reset domain crossing (RDC) verification
 - Static and formal methods detect RDC issues in RTL designs






What is RDC?

- Data crossing from one async reset domain to another




Techniques to Address RDC issues

- Reset Sequencing
 - Async-reset on Rx flop always asserts before async-reset on Tx flop
 - Rx flop already in reset state, so any change on Rx D-pin will not cause metastability



Techniques to Address RDC issues

- Isolation Techniques
 - Clockgate isolation
 - Turn off clock of Rx flop before Tx reset asserts
 - If clock is off, then any change on Rx D-pin will not cause metastability



- Data Isolation


• Block Tx to Rx data transmission through isolation signal before Tx reset asserts






Real-world RDC Issues Examples

• Combination of resets on Tx or Rx flop



If rst1 asserts before rst2, metastability can occur on F2




If func_rst1 or PoR asserts before func_rst2, metastability can occur on F2





Real-world RDC Issues Examples


• Glitch in gated clock output due to different asynchronous reset





Safe-RDCs Examples

• Some scenarios which may look to be RDC issue, but actually safe paths




func_rst2 func_rst1 POR func_rst1 F1 F2 clk Fanouts of Rx Flop(F2) transmits to Tx Reset Domain (func_rst1) Tx reset assertion blocks metastability transmission

When Tx reset is asserted (through func_rst1/func_rst2) it always asserts Rx reset





Recommended RDC Verification Methodology







RDC Verification Preparation

- Static reset checks
 - Validate reset tree integrity and RDC verification readiness
 - Assist in developing constraints
- Quality constraints
 - Defines reset sequencing and safe isolation enables
 - Isolation enables validated by functional checks





Case Study of Project Usage

- Glitches found by static checks
 - Static reset check identified potential reset glitch
 - Reset glitch would occur for specific state of state machine
- Identified asynchronous FIFO issue
 - Asynchronous FIFO used in a synchronous application
 - TX and RX resets on asynchronous resets
 - RDC verification identified a violation due to missing constraint





Reset Glitch Detection Case

		Questa Ve	rify (Output_Results/resetcheck.	db)		:
<u>F</u> ile <u>V</u> iev	v <u>C</u> ompile Verif <u>y</u> <u>T</u> ools <u>R</u> eports	<u>L</u> ogs Layo <u>u</u> t <u>W</u> indow <u>H</u> elp				
📓 🗕 🞽	• 🖬 🕏 🖨 🕴 🛍 🕰 🖸 🖄	👫 🔭 🐘 ResetCheck 🖃 🦘 🕌	📡 🙋 🦛 🛺 🥼 🔍 Q, Q, Q,	5 13 R		
h] /zin/te	stcases2/ktakara/fishsemi/test_reset	glitch/fsm_combo_rst.v - Default		reset_combo_glitch_14	54232 - Default 🖂 🛁	
	🔲 🦇 🕀 🎲 🖑 🗲 🗲 🛉	sm combo rst	臣	3+ 3€ +€ ≥+ 2+ 4	» 🔊 🐝 🔍 Q 🔍 I	🛯 🖥 🖘 🗶 💥 🗅 🖄
32	//==		🥐 🎒			Reset 🌮 .
- ×	assign work_flag_rs	<pre>tn = test_mode ? rstn : rs</pre>	stn && !(c_st==PD);	>		
35	always @(posedge cl	k or negeage work_Ilag_rst	n) begin//{			active v
36	if(!work_flag_rs					active_r
37	<pre>work_flag <= 0</pre>					
38 39	<pre>active_r <= 0 end //)</pre>	0;	<i>ا</i> لــــ	•		<u> </u>
40	else begin//[S
40		<pre>{active_r[0],active};</pre>				
42	if (work en)	[400110_1[0]]/400110]/		5	5	
43	work flag	<= 1;				
44	end //]					
45	end //always 0}					
46			•			
4						
•	Static Checks					+ 2
◀ ✓ Reset	Static Checks	🔽 Uninspected 🔽 🖪 Bug 🗌 💟	Verified Apply Select			Clear Filters
◀ ✔ Reset	Vaived 🔽 💽 Fixed 🔽 🎴 Pending	☑ 2 Uninspected ☑ 🖪 Bug 🗆 💟 Check Reset	Verified Apply Select Rst Usage1	Reg Usage1	Rst Usage2	
 ✓ Reset ✓ V ✓ Sever 	Vaived 🔽 🖬 Fixed 🔽 🖻 Pending	Check	Rst Usage1	Reg Usage1	Rst Usage2	Clear Filt
 ✓ Reset ✓ V ✓ Sever 	Vaived 🔽 🖬 Fixed 🔽 🖻 Pending		Rst Usage1	Reg Usage1	Rst Usage2	Clear Filters
 ✓ Reset ✓ V ✓ Sever 	Vaived 🔽 🖬 Fixed 🔽 🖻 Pending	Check	Rst Usage1	Reg Usage1	Rst Usage2	Clear Filters Reg Usage2
 ✓ Reset ✓ V ✓ Sever 	Vaived 🔽 🖬 Fixed 🔽 Pending rity Status Caution 22 Uninspec	Check	Rst Usage1 lag_rstn async/reset/low	Reg Usage1	Rst Usage2	Clear Filters Reg Usage2 active_r
✓ Reset ✓ Sever C	Vaived 🔽 🖬 Fixed 🔽 Pending rity Status I Caution 22 Uninspec	Check Reset	Rst Usage1 lag_rstn async/reset/low	Reg Usage1	Rst Usage2	Clear Filters Reg Usage2 active_r
 ✓ Reset ✓ V ✓ Sever C ✓ Transe 	Vaived Va	Check Reset	Rst Usage1 lag_rstn async/reset/low	Reg Usage1	Rst Usage2	Clear Filters Reg Usage2



FIFO RDC Detection Case

i view compile verity i	ools <u>R</u> eports <u>L</u> ogs Layo <u>u</u> t <u>W</u> in	-	10						
🖹 - 🚅 🔛 🦈 🖨 👗 l	🗎 📽 🗅 🗋 🗶 🛤 🐘 🔜	ResetCheck 🔤 🦘 🕍 🎇 👸 🟭 🗛 🚺 Layout Last :	Settings 🔍 🍳 🍳	1° 11 🐼					
Design		🛨 🖻 🗙 💽 rdc_areset_62555	38 - Default 🖂 👘						+ # ×
Instance	Design Unit	Design Unit Type 🛛 😽 🥳 😽 🎉	🏗 🔶 🐔 🐎 🍳 🔍 🔍 📕	📶 🐼 🗶 💥 🖸 🖄 📗	***	E F			
	demo_top	Top Module			fifo				Reset 🌮 🖵
						almost_empty_d			· · · · ·
						almost_empty_s			
						<u>al</u> most_full_d			
				ae	level_d	almost_full_s			
				ae	level s	clr_cmplt_d			
					level d	clr_cmplt_s			
				a	level s	clr_in_prog_d			
					clk_d	<u>cl</u> r_in_prog_s			
					clk_s	clr_sync_d			
				data	clr_d				
				data	clr s	data_d			
					data s	empty_d			
			_	7 2 3	init_d_n	empty_s			
					init_s <u>_n</u>	d			
					pop_d_n	error_s			
					ush_s_n	fifo_empty_s			
					rst_d_n				
1						full d			
🖞 Project 🛪 👖 Library 🛪 🔀	Directives 🛛 🔡 Design 🛛 📮 Mo	dules 🗙 🌠 Reset Policy Checks 🗶 🔹 🛌			rst_s_n				M
	1 - 1								
Reset Checks									+ ð ×
Waived 🔽 Fixed	Pending 🔽 Uninspected	Verified Verified Select							Clear Filters
Severity Stat	IS	Check	Tx Signal	Rx Signal	Tx Reset	△ Tx Reset Type	Rx Reset	Rx Reset Type	Tx Clock
Violation 2	Uninspected	Reset Cdc Has No Synchronizer (69)							
Violation 2	Uninspected	Reset Domain Crossing From Areset To Areset (6)							
Viola 2	Uninspected	Reset Domain Crossing From Areset To Areset	fifo_1_d. <protected>.inu</protected>	. pass_valid	clr	user/async/reset/low	rst	user/async/reset/low	mac_clk_in
Viola 😢	Uninspected	Reset Domain Crossing From Areset To Areset	header	tx_wcnt	clr	user/async/reset/low	rst	user/async/reset/low	core_clk_in
📲 💶 Viola 🙎	Uninspected	Reset Domain Crossing From Areset To Areset	data	tx_mask	clr	user/async/reset/low	rst	user/async/reset/low	core_clk_in
Viola 🙎	Uninspected	Reset Domain Crossing From Areset To Areset	fifo_1_d. <protected>.dat.</protected>		clr	user/async/reset/low	rst	user/async/reset/low	mac_clk_in
Viola ?	Uninspected	Reset Domain Crossing From Areset To Areset	data	fifo_1_dzicnew08		user/async/reset/low	rst	user/async/reset/low	core_clk_in
	Uninspected	Reset Domain Crossing From Areset To Areset	mask	rx_masked_data[0]	rst	user/async/reset/low	clr	user/async/reset/low	mac_clk_in
Viola 🙎	Uninspected	Combinational Logic Before Rdc Synchronizer (2)							\checkmark
									>
Viola 2									
Viola 🙎	🛾 Resets 🗶 🌠 Reset Setup Chec	ks 🗴 🌠 Reset Static Checks 🗴 🜠 Reset Checks 🗴					11-21-		4 3



CONFERENCE AND E

Summary

- Increase in SoC reset architecture complexity requires RDC verification
- RDC verification methodology provides completeness and efficiency
- RDC verification metrics demonstrate verification completion
- Achieved our goal of reliable silicon operation!





Thanks you



