



#### Bringing Constrained Random into SoC SW-driven Verification

Alberto Allara, <u>alberto.allara@st.com</u> Fabio Brognara, <u>fabio.brognara@st.com</u> STMicroelectronics - Italy



#### **Overview**



SYSTEMS INITIATIVE

- SW-driven verification: benefits and drawbacks
- Verification Abstraction Layer (VAL)
- Randomizations in SW-driven SoC tests
- Example of usage model
- Conclusions





## **SW-driven verification technique**



- Represents one of the most used techniques for System-On-Chip verification
- Advantages:
  - Easiness of use
  - Reusability across levels
    - Block level in simulation
    - SoC level in simulation
    - SoC level in co-emulation
    - In the actual Silicon
- Drawbacks:
  - Traditionally based on Direct tests





## **Randomization in SoC verification**



- The EDA market is investing on *Model-based test* generation tools
  - The user models a system in terms of graphs (or other models) and such tools randomize and pre-generate C/C++ tests
- We propose a lightweight technique based on SystemVerilog UVM methodology
  - enabled by a Verification Abstraction Layer (VAL)



# Verification Abstraction Layer (VAL)



Sponsored By:

- VAL is an interface that exposes the components of a SoC verification environment to an embedded CPU as Status and Control registers
- VAL enables verification engineers to
  - Configure the verification components directly from software
  - Generate expected results to external scoreboard for selfchecking capabilities





Sponsored By:



#### **VAL Structure**





#### How does the VAL work



2013











## The VAL Back-end component



- Each VAL-BE is the specialization of a UVM object class called val\_component
- Includes the following knobs:
  - Memory address of the VAL\_TRIG the component is sensitive to
  - Base memory address where the VAL-BE register map is located
- Supports the following APIs
  - read\_mem\_word(bit[31:0] addr, output bit[31:0] data);
  - read\_mem\_dword(bit[31:0] addr, output bit[63:0] data);
  - write\_mem\_word(bit[31:0] addr, input bit[31:0] data);
  - write\_mem\_dword(bit[31:0] addr, input bit[63:0] data);
- Defines the val\_op() callback
- Defines the connection between memories and backdoor API functions







### **Randomization with VAL**



SYSTEMS INITIATIVE

- UVM object defined within a VAL-BE
- The CPU through VAL triggers the randomization of this object
- The content of the randomized object is exported to the system:
  - serialized back to memory in order to be accessible by SW
  - sent outside VAL-BE through analysis port





#### VAL randomization: an example



Randomization of a LCD configuration



## Design & Verification Conferences & Exhibition

# **Constraining the Randomization**



- Two ways to control randomization: static and dynamic
- Static
  - Based on UVM factory mechanism
  - Replaces the object in the VAL-BE with a specialization of the same object with different constraints
- Dynamic
  - Relies on values passed from SW to control the randomization constraints at run-time





### **Conclusions and future works**





- Proposal of a methodology to bring *Coverage Driven Constrained Random* capabilities within SW-driven Soc tests
  - The key element of the approach is VAL
- Through VAL the embedded SW can trigger the randomization of data for:
  - VIP configuration
  - IP configuration
  - Payload data generation

— ...

 Next step: development of a synthesizable VAL-FE to bring randomization into Co-Emulation environments





Sponsored By:



# **BACKUP SLIDES**





### VAL-BE design: the tube example



 The VAL\_TUBE implements the UVM reporting mechanisms as well as the end-of-simulation mechanism
 SW APIS

void uvm error(const char\* str) {

typedef enum
\_uvm\_severity {
UVM\_INFO =0,
UVM\_WARNING,
UVM\_ERROR,
UVM\_QUIT
} uvm\_severity;

```
typedef struct
_val_tube_registers {
uint32_t VAL_TRIG;
uint32_t STR_BUFF[50];
} val_tube_registers;
SW register map
```

17 of (15)

```
uvm_report(str,(uint32_t)UVM_ERROR);
void uvm warning(const char* str) {
  uvm report(str,(uint32 t)UVM WARNING);
void uvm_info(const char* str) {
  uvm_report(str,(uint32_t)UVM_INFO);
void uvm_report(const char* str,uint32_t sev) {
  volatile val_tube_registers* p=(volatile
  val tube registers*)VAL TUBE START;
  strcpy((char*)p->STR BUFF,str);
  *(p->VAL_TRIG) = sev;
void global_stop_request(void) {
  volatile val tube registers* p=(volatile
  val tube registers*)VAL TUBE START;
```

\*(p->VAL\_TRIG) = (uint32\_t)UVM\_QUIT;



Sponsored By:

### VAL-BE design: the tube example



#### HVL side implementation

```
class val tube extends val component;
  string s;
 virtual function void val_op();
    if (VAL TRIG == 3) begin
      `uvm_info("VAL_TUBE","stop activated from SW",UVM_NONE);
     uvm_test_done.drop_objection(this, "Stop_triggered_by_SW");
    end
    else begin
      s=read string from mem((mem addr - base mem addr ) + 4);
      case(VAL_TRIG)
        0: `uvm info("VAL TUBE",s,UVM NONE);
        1: `uvm warning("VAL TUBE",s);
        2: `uvm_error("VAL_TUBE",s);
      endcase
    end
  endfunction : val op
 virtual function string read string from mem(input bit[31:0] a);
  endfunction : read string from mem
endclass : val_tube
```

