




Boost Verification Results by Bridging the Hw/Sw Testbench Gap

by Matthew Ballance Verification Technologist Mentor Graphics





Agenda



SYSTEMS INITIATIVE

2013

- Block-level verification techniques
- SoC-level verification and the testbench gap
- UVM Software-Driven Verification package



Block-level Verification

- Verification from the outside in
 - Plan, create scenarios to verify
 - Apply at the design interfaces
 - Confirm correctness of results
- Over a decade of tool development and standardization
 - Automation
 - Constrained random generation
 - Intelligent testbench automation
 - Standardization Verilog, VHDL, SystemVerilog
 - Methodology and reuse
 - AVM,OVM,VMM,UVM







Sponsored By:

SoC Verification



- Software central to design operation
- Verification from the outside in
 - VIP connected to design interfaces
- Verification from the inside out
 - Software running on the processor
- Challenges
 - Difficult to coordinate Hw, Sw scenarios
 - Little or no automation for Sw test creation
 - Difficult to extract data from Sw test



Sponsored By:

2013

systems INITIATIVE

Gap? What Gap?

Hardware Domain Info

- Test configuration
- Automated test stimulus
- Analysis-data collection
- Hw scenario control

Software Domain Info

- Info/error messages
- Software state
- Sw scenario control



The Need Isn't New



- Hw/Sw Testbench connections aren't new
- Often addressed environment-specific requirements
 - Signal software test pass/fail
 - Obtain randomized data
- Often proprietary
 - Project / company specific
 - Difficult to reuse
- Not UVM-centric
 - Connecting existing UVM infrastructure requires work



6 of (total number of slides)

What is the UVM SDV Package?



SYSTEMS INITIATIVE

- UVM-based package to enable Software-Driven Verification
 - Connects Hw and Sw domains
 - Simplifies coordination of Hw/Sw verification scenarios
- Scalable across environments
 - Block-level verification in simulation
 - SoC-level in simulation
 - SoC-level in emulation
- Light-weight Sw components
 - Small memory footprint
 - Low processing overhead




UVM SDV Architecture



SYSTEMS INITIATIVE

2013

- `C' API
- SystemVerilog UVM-based classes
- Modular communication mechanism between Hw/Sw
 - Shared memory
 - DPI
- App-level services
 - Hw/Sw synchronization
 - Sw stimulus from UVM
 - Sw state to UVM
 - Sw-initiated Hw stim





Base Hw/Sw Synchronization

- Sw API to pack/unpack data structures
- Obtain Configuration information from UVM
 - Test-customization parameters
- Send Sw messages to UVM
 - Enables common management of Hw/Sw status
 - Reduced overhead vs printf via UART
- Sw control of objections
 - Enables Sw to participate in test termination




9 of (total number of slides)



SW Stimulus from UVM

- Enables SW to drive stimulus generated in UVM
- Sequence item packed/unpacked by UVM API
- Item unpacked by SDV 'C' API
- Reuse existing UVM
 - Sequences
 - Sequence items
 - Sequencers










SW Stimulus from UVM

SW-side Implementation




SYSTEMS INITIATIVE

- Software implements the UVM driver component
- 'C' API mirrors UVM sequencer-port API




SW State to UVM

- SW API exposes SW state via UVM analysis port
- Enables analysis of SW state in UVM
 - Scoreboard
 - Coverage
- More efficient than printf
 - Reduce analysis overhead
- Example:
 - printf via UART: 1600uS
 - Analysis port: 50uS











Sponsored By:


2013



SW State to UVM

SW-side Implementation

- SW initializes an analysis port
 - Specifies path of publisher in UVM environment






Initiate UVM Stimulus from SW

- SW can launch sequences in UVM environment
 Launch any sequence on any agent
- SW can monitor completion









SYSTEMS INITIATIVE

Initiate UVM Stimulus from SW

SW-side Implementation

- Sequence-launch call specifies
 - Sequence name
 - Sequencer path
- Start is non-blocking

• API returns run status

```
uint32_t id;
```

{

}

```
id = uvm_sdv_sequence_start(
    "traffic_gen_seq",
    "*.traffic_seqr");
```

// Perform other operations while
// the sequence is running
while

(uvm_sdv_sequence_is_running(id))

// Run software activity
process_data();








Extensibility

Graph-Based Stimulus

- Extension API provided for new applications
- Coordinated Hw/Sw tests benefit from stimulus that is
 - Sequential
 - Dynamically reactive to Hw/Sw state
- Graph-Based Stimulus
 - Procedural interaction with Sw
 - Stimulus/feedback mixed
- Enables description of complex scenarios





esign & Verification Conference & Exhibitic Sponsored By:






Sponsored By:

SYSTEMS INITIATIVE

UVM Software-Driven Verification

- Reusable infrastructure
 - Easily customized for specific environment
- Connects Hw and Sw domains
 - Extends UVM services to Sw domain
 - Extensible to domain-specific applications
- Enables automation and visibility
 - Automated stimulus generation
 - Random, Intelligent
 - Sw-state visibility
- Enables coordinated Hw/Sw tests









Q&A

