

Automatic Generation of Formal Properties for Logic Related to Clock Gating

Shuqing Zhao, Shan Yan Broadcom Corporation






- Problem Description
- Motivation and Related Work
- Methodology Details
- Results
- Summary

Problem Description

- Mobile computing systems Low power is important
- Reducing dynamic power Clock gating is the solution
- Integrated Clock Gating (ICG) cells are inserted manually by the RTL designers in our mobile SoC chips.
- Two types of clock enable control are used:
 - Software controlled:


use a programmable register bit to drive clock enable signal

Hardware controlled:
 use automatic clock gating logic
 to detect active states of all components
 and turn off clocks if all are idle





 Use automatic clock gating logic to detect active states of all components and turn off clocks if all are idle





Clock Gating Verification Challenges

- It's hard for simulation methods to achieve thorough coverage and automatic checking
 - The CLKGATE's enable is always 1
 - The CLKGATE's enable is always 0
 - The CLKGATE's enable is 0 when it should be 1
 - The CLKGATE's enable is 1 when it should be 0
- Formal technique is a must in such scenarios
 - Formal sequential logic equivalence checking
 - No promising results due to the convergence difficulty and constraint complexity



- A systematic clock gating verification methodology is proposed targeting hardware controlled clock gating strategies.
 - Combines structural analysis, formal property auto-generation and proof
- 3-steps verification:
 - Check each clock gate cell's enable input is not stuck-at-0 or stuck-at-1
 - Check number of fan-out flops of each clock gate cell
 - Check cross domain clock gating logic properties and errors
- Use formal verification tool's TCL based user interface:
 - comprehensive design traversal
 - automated assertion generation and proof
 - property creation during runtime



Enable stuck-at-0/1 Checking

• The hardware clock gating logic uses the equation conceptually as:


CLKGATE.enable = ~idle = ~(idle₁ & idle₂ & ... & idle_n) = active₁ | active₂ | ... | active_n

- Clock gating cells' enable should not be always 0 or always 1
- Develop two formal cover properties to detect enable stuckat-0 and stuck-at-1 issues
 - Property en_high: @(posedge clk_in) (en);
 - Property en_low: @(posedge clk_in) (!en);
- Bind properties to each CLKGATE cell instance, use formal tool to prove



Enable stuck-at-0/1 Checking - Results

- One CLKGATE.enable stuck-at-0 case
 - Designer tied the clock of one unused block to 0
- Several stuck-at-1 cases/bugs
 - A real bug in a third party IP: design logic is always 1
 - Designer tied enable to 1 feeling auto gating logic is too risky to use
 - Designer tied enable to 1 on purpose to allow clock to be controlled by the upper level




ED STATES Fan-out Flops Checking

- Some clock gate cells drive very few flip-flops
- Such clock gating logic design is not very efficient
- TCL procedures to analyze the RTL clock tree of each clock gate and to report the number of flip-flops it drives

1	u_kona_slaves.u_clkgate_axi.out	12114	u_kona_slaves.u_axislave_switch.upl301_a3bm_protocol_con u_kon
2	u_kona_slaves.gen_clkgates.gen_clkgate_inst[0].u_clkgate_apb.out	2	
3	u_kona_slaves.gen_clkgates.gen_clkgate_inst[1].u_clkgate_apb.out	2	
4	u_kona_slaves.gen_clkgates.gen_clkgate_inst[2].u_clkgate_apb.out	2	
5	u_kona_slaves.gen_clkgates.gen_clkgate_inst[3].u_clkgate_apb.out	2	
6	u_kona_slaves.gen_clkgates.gen_clkgate_inst[4].u_clkgate_apb.out	1	u_kona_slaves.u_kona_apb1_top.u_ssp_0.u_sspi_core.pclk
7	u_kona_slaves.gen_clkgates.gen_clkgate_inst[5].u_clkgate_apb.out	1	u_kona_slaves.u_kona_apb1_top.u_ssp_1.u_sspi_core.pclk
8	u_kona_slaves.gen_clkgates.gen_clkgate_inst[6].u_clkgate_apb.out	1	u_kona_slaves.u_kona_apb1_top.apb_clk[6]
9	u_kona_slaves.gen_clkgates.gen_clkgate_inst[7].u_clkgate_apb.out	1	u_kona_slaves.u_kona_apb1_top.apb_clk[7]
10	u_kona_slaves.gen_clkgates.gen_clkgate_inst[8].u_clkgate_apb.out	1	u_kona_slaves.u_kona_apb1_top.apb_clk[8]
11	u_kona_slaves.gen_clkgates.gen_clkgate_inst[9].u_clkgate_apb.out	1	u_kona_slaves.u_kona_apb1_top.apb_clk[9]
12	u_kona_slaves.gen_clkgates.gen_clkgate_inst[10].u_clkgate_apb.out	1	u_kona_slaves.u_kona_apb1_top.apb_clk[10]
13	u_kona_slaves.gen_clkgates.gen_clkgate_inst[11].u_clkgate_apb.out	2	
14	u_kona_slaves.gen_clkgates.gen_clkgate_inst[12].u_clkgate_apb.out	1	u_kona_slaves.u_kona_apb1_top.apb_clk[12]
15	u_kona_slaves.gen_clkgates.gen_clkgate_inst[13].u_clkgate_apb.out	1	u_kona_slaves.u_kona_apb1_top.apb_clk[13]
16	u_kona_slaves.gen_clkgates.gen_clkgate_inst[14].u_clkgate_apb.out	765	
17	u_kona_slaves.gen_clkgates.gen_clkgate_inst[15].u_clkgate_apb.out	78	
18	u_kona_slaves.gen_clkgates.gen_clkgate_inst[16].u_clkgate_apb.out	66	



- Two scenarios that a bug can happen in the RTL design
 - BLK1 is passing transaction information to BLK2 but CLK2 is gated
 - CLK1 getting gated prematurely when a transaction is not completed yet in BLK1





- Two properties are created to catch those bugs
 - Property 1:

not (\$changed(FLOPi.D_on_CLK1) && \$changed(CLK1) ##1
 \$stable(CLK1) && \$changed(CLK2) ##1 \$changed(CLK2))

- Property 2:

not (\$changed(FLOPi.D_on_CLK1) ##1 \$changed(CLK1) &&
 \$changed(CLK2) ##1 \$changed(CLK1) && \$stable(CLK2))

- TCL procedures and scripts are developed to:
 - Do structural analysis of the design using JasperGold APIs
 - Extract the structural relationship between the flops on CLK1 domain and the flops on CLK2 domain
 - Automatically generate properties on the flip-flops of interests



Illustration of Property 1

not (\$changed(FLOPi.D_on_CLK1) && \$changed(CLK1) ##1
 \$stable(CLK1) && \$changed(CLK2) ##1 \$changed(CLK2))






Illustration of Property 1

not (\$changed(FLOPi.D_on_CLK1) && \$changed(CLK1) ##1
 \$stable(CLK1) && \$changed(CLK2) ##1 \$changed(CLK2))








Illustration of Property 2

not (\$changed(FLOPi.D_on_CLK1) ##1 \$changed(CLK1) &&
 \$changed(CLK2) ##1 \$changed(CLK1) && \$stable(CLK2))



CONFERENCE AND VERIEICATION CONFERENCE AND EXHIBITION LINITED STATES Cross Domain Clock Gating Logic Checking Results

- One complex RTL bug was found
 - Transactions from CLK1 domain could not reach CLK2 domain due to the wrongly gated clocks
 - Two scenarios violating the two properties were generated to guide simulation and bug fixing





Counter Example 1

Q→ Insert text to find a.b a	79 80	81	32 83	84 85	86	87 88	89 90 91	95 96 97 98 99
[⊥] □SR_DLY::CLKBUG_AST/ast_seq_srcclk_stop							D of F1_clk	
▶ p[0].main_enable.func_clk_CLKGATE_Inst.out								
▶ p[7].main_enable.func_clk_CLKGATE_Inst.out								
🖾 🔁 Xbar_CLK domain								CLK1
ாain.u_amib_slave_apb.u_apb_m.nxt_psel[3]								CLINI
🖶 – 1_cd_main.u_amib_slave_apb.u_apb_m.aclk								
ாamib_slave_apb.u_apb_m.bridge_state_en								Q of F1_clk1 =
Imain.u_amib_slave_apb.u_apb_m.psel_i	5 ' h00							
🖉 🛄 _main.u_amib_slave_apb.u_apb_m.psel_i[3]								
^ ⊞ nain.u_amib_slave_apb.u_apb_m.nxt_paddr	32 ' h00000000						32'h3502f000 32'h00000000	C11/2
л lave_apb.u_apb_m.ok_to_start_nxt_apb_trans								
🖾 🖻 PCLK domain								
🛨u_caph.Inst_caph_ipc.PCLK								
л u_caph.Inst_caph_ipc.PSEL_csr								
Image: u_caph.inst_caph_ipc.PSEL_csr_dly								
nu_caph.Inst_caph_ipc.PCLK_csr_gated								
- h.Inst_caph_ipc.u_ipc_caph_wrapper.PCLK							— (D of F2_clk2)	Q of F2_clk2
-h.inst_caph_ipc.u_ipc_caph_wrapper.PSEL								
🖶 Inst_caph_ipc.u_ipc_caph_wrapper.PENABLE								
🖶 🗉 .lnst_caph_ipc.u_ipc_caph_wrapper.PADDR	CAPH_IPC_R_TL3_POW	VER_STATE_CONTROL_	EL					
🖶 h.Inst_caph_ipc.u_ipc_caph_wrapper.PWRITE								
🖶 🗉 ıst_caph_ipc.u_ipc_caph_wrapper.PWDATA	32 ' h0000000							
s.inst_coph_ips.u_ips_coph_wropper.DREAD¥	,5 ₁ ,,	10 15	, , 20 , , , 2	5 ,,,३0 ,	351	40 ,,,45 ,	, , <u>\$0 , , , </u> \$5 ₁ , , , <u>6</u> 0 , , , 6 5 , , , 70 , , ,	<mark>751</mark> . 801 851 901 94
Source Pane								₽×
🖙 Search the Source Code Pane 🛛 💠 💠 🖓	D L 2 2 2	🚽 📩 Why at	teration 94 for <i>u_ca</i>	ph.Inst_caph_Xb	ar.inst_nic400_ca	ph_Xbar.u_cd_mair	n.u_amib_slave_apb.u_apb_m.psel_i[3] (1 of 1)	0 🔜 🖫
⊕ □ ⊥rstm_sync_i ▲ 515 ⊡ □inst_nic400_c 516 ⊕ □ u_cd_ahb 517 ⊖ □ u_cd_mai 518 ⊕ □ u_ami 519	else if (bridg 1'b0 begin bridge_st psel_i penable_st	tate <= nxt_ <= nxt_	bridge_state; psel; penable;					A
Comparing the second sec	paddr_i pwrite_i pwdata_i last_beat axi_size axi_burst	<= nxt_	pwrite;					
Hierarchy History 526	avi len		avi lon					_



Counter Example 2

Q _∼ Insert text to find a.b a.	82 84 86					
PSEL_CSR_DLY::ast_seq_dstclk_stop_2nrsi						
pop[0].main_enable.func_clk_CLKGATE_Inst.out						
 boppginnan_enablemene_enc_encectormsdout bar.u_cd_main.u_amib_slave_apb.u_apb_m.acli 						
□ Xbar_CLK domain	Q of F1_clk1					
م						
Image: state -cd_main.u_amib_slave_apb.u_apb_m.psel_i[3]	CLNI					
🗐 - ır.u_cd_main.u_amib_slave_apb.u_apb_m.aclk						
۳ –۱.u_amib_slave_apb.u_apb_m.bridge_state_en						
Image: State S	s, Poo					
📧cd main.u amib slave apb.u apb m.psel i[3]	CLK2					
Der PCLK domain						
u_caph.Inst_caph_ipc.PCLK						
۰۰۰۰۰۰۰۰۰۰۰۰۰۰۰۰۰۰۰۰۰۰۰۰۰۰۰۰۰۰۰۰۰۰۰۰۰	D of F2_clk2					
u_caph.Inst_caph_ipc.PSEL_csr_dh						
nu_caph.Inst_caph_ipc.PCLK_csr_gated						
aph.Inst_caph_ipc.u_ipc_caph_wrapper.PCLK						
iaph.Inst_caph_ipc.u_ipc_caph_wrapper.PSEL						
h.Inst_caph_ipc.u_ipc_caph_wrapper.PENABLE						
# aph.Inst_caph_ipc.u_ipc_caph_wrapper.PWRITE						
⊞Inst_caph_ipc.u_ipc_caph_wrapper.PWDATA □	32'h35062000 32'h35062000					
🕒 ıph.Inst_caph_ipc.u_ipc_caph_wrapper.PREADY						
٠	, , , , , , , , , , , , , , , , , , ,					
Source Pane	ē ×					
🖙 Search the Source Code Pane 🛛 💠 💠 🖓	D L 😵 & 🖽 🖬 🖬 Why at iteration 91 for u_caph.Inst_caph_ipc.clkgate_pclk_csr.en (1 of 1)					
Inst_caphCSTFUNNEL (noapb_funnel) Inst_CAtbSrCSyncML_caphFunl (AtbSrCSyncML_caphFunl (AtbSrCSyncML_caphFunl (AtbSrCSyncML) Inst_CSCTM (CSCTM) U_resync_hub_in_run_state (resync_ML) inst_un_state (resync_ML) inst_un_state (resync_ML) U_resync_memc_in_run_state (resync_ML) U_resync_memc_in_run_state_by_caph U_resync_memc_in_run_state_by_cate U_resync_memc_in_run_state_by_cate Inst_cstate_by_cate Inst_cstate Inst_cstate_by_cate Inst_cstate Inst_cstate_by_cate Inst_cstate Inst_csta	394 else PSEL_csr.dly <= PSEL_csr;					
u_resync_tl3_in_run_state (resync_lev						
Hierarchy History	401 .out (FCLA_CSF_gated),					
History History						



- To maximize dynamic power reduction, our SoC design adopted an aggressive clock gating design methodology using manually inserted ICG as close as possible to the root of the clock tree
- Low-power verification can be inherently complex and the formal technique is a must in such scenarios
- A unique and systematic formal methodology combining structural analysis, automatic property generation and proof was presented for complex clock gating design verification
- Bugs found were complex in nature and hard to find in a controlled way using simulation

Clock-Enable Control Type	Verification Methodology
	Check enable inputs for all clock gate cells are not stuck-at-0 or stuck-at-1
Hardware Controlled	Analyze number of flip-flops that each clock gate drives
	Do structural fan-in and fan-out analysis of each clock-gated flip-flop and
	automatically generate properties to check cross-domain errors





Thank You!

