

Automatic Generation of Formal Properties for Logic Related to Clock Gating

Shuqing Zhao, Shan Yan
Broadcom Corporation




Agenda

- Problem Description
- Motivation and Related Work
- Methodology Details
- Results
- Summary


Problem Description

- Mobile computing systems - Low power is important
- Reducing dynamic power - Clock gating is the solution
- Integrated Clock Gating (ICG) cells are inserted manually by the RTL designers in our mobile SoC chips.
- Two types of clock enable control are used:
 - Software controlled:
 - use a programmable register bit to drive clock enable signal
 - Hardware controlled:
 - use automatic clock gating logic to detect active states of all components and turn off clocks if all are idle



Hardware Controlled Clock Gating Design

- Use automatic clock gating logic to detect active states of all components and turn off clocks if all are idle



Clock Gating Verification Challenges

- It's hard for simulation methods to achieve thorough coverage and automatic checking
 - The CLKGATE's enable is always 1
 - The CLKGATE's enable is always 0
 - The CLKGATE's enable is 0 when it should be 1
 - The CLKGATE's enable is 1 when it should be 0
- Formal technique is a must in such scenarios
 - Formal sequential logic equivalence checking
 - No promising results due to the convergence difficulty and constraint complexity

Verification Methodology

- A systematic clock gating verification methodology is proposed targeting hardware controlled clock gating strategies.
 - Combines structural analysis, formal property auto-generation and proof
- 3-steps verification:
 - Check each clock gate cell's enable input is not *stuck-at-0* or *stuck-at-1*
 - Check number of fan-out flops of each clock gate cell
 - Check cross domain clock gating logic properties and errors
- Use formal verification tool's TCL based user interface:
 - comprehensive design traversal
 - automated assertion generation and proof
 - property creation during runtime

Enable *stuck-at-0/1* Checking

- The hardware clock gating logic uses the equation conceptually as:

```
CLKGATE.enable = ~idle  
                = ~( idle1 & idle2 & ... & idlen )  
                = active1 | active2 | ... | activen
```

- Clock gating cells' enable should not be always 0 or always 1
- Develop two formal cover properties to detect enable *stuck-at-0* and *stuck-at-1* issues
 - Property en_high: `@(posedge clk_in) (en) ;`
 - Property en_low: `@(posedge clk_in) (!en) ;`
- Bind properties to each CLKGATE cell instance, use formal tool to prove

Enable *stuck-at-0/1* Checking - Results

- One CLKGATE.enable stuck-at-0 case
 - Designer tied the clock of one unused block to 0
- Several stuck-at-1 cases/bugs
 - A real bug in a third party IP: design logic is always 1
 - Designer tied enable to 1 feeling auto gating logic is too risky to use
 - Designer tied enable to 1 on purpose to allow clock to be controlled by the upper level

```
// Enable signal for the SE and BE outputs
assign edac_se_en = edac_se_live_not_zero | // requests not granted
                  sp_req_set | // Request set signal
                  edac_ready; // Ready signal

// Ready signal after all bytes were granted by the internal arbiters
assign edac_ready = edac_se_live_is_zero | // All requests were granted
                  ~sp_req_r; // No request is active
```



Fan-out Flops Checking

- Some clock gate cells drive very few flip-flops
- Such clock gating logic design is not very efficient
- TCL procedures to analyze the RTL clock tree of each clock gate and to report the number of flip-flops it drives

1	u_kona_slaves.u_clkgate_axi.out	12114	u_kona_slaves.u_axislave_switch.upl301_a3bm_protocol_con	u_kon
2	u_kona_slaves.gen_clk gates.gen_clkgate_inst[0].u_clkgate_apb.out	2		
3	u_kona_slaves.gen_clk gates.gen_clkgate_inst[1].u_clkgate_apb.out	2		
4	u_kona_slaves.gen_clk gates.gen_clkgate_inst[2].u_clkgate_apb.out	2		
5	u_kona_slaves.gen_clk gates.gen_clkgate_inst[3].u_clkgate_apb.out	2		
6	u_kona_slaves.gen_clk gates.gen_clkgate_inst[4].u_clkgate_apb.out	1	u_kona_slaves.u_kona_apb1_top.u_ssp_0.u_sspl_core.pclk	
7	u_kona_slaves.gen_clk gates.gen_clkgate_inst[5].u_clkgate_apb.out	1	u_kona_slaves.u_kona_apb1_top.u_ssp_1.u_sspl_core.pclk	
8	u_kona_slaves.gen_clk gates.gen_clkgate_inst[6].u_clkgate_apb.out	1	u_kona_slaves.u_kona_apb1_top.apb_clk[6]	
9	u_kona_slaves.gen_clk gates.gen_clkgate_inst[7].u_clkgate_apb.out	1	u_kona_slaves.u_kona_apb1_top.apb_clk[7]	
10	u_kona_slaves.gen_clk gates.gen_clkgate_inst[8].u_clkgate_apb.out	1	u_kona_slaves.u_kona_apb1_top.apb_clk[8]	
11	u_kona_slaves.gen_clk gates.gen_clkgate_inst[9].u_clkgate_apb.out	1	u_kona_slaves.u_kona_apb1_top.apb_clk[9]	
12	u_kona_slaves.gen_clk gates.gen_clkgate_inst[10].u_clkgate_apb.out	1	u_kona_slaves.u_kona_apb1_top.apb_clk[10]	
13	u_kona_slaves.gen_clk gates.gen_clkgate_inst[11].u_clkgate_apb.out	2		
14	u_kona_slaves.gen_clk gates.gen_clkgate_inst[12].u_clkgate_apb.out	1	u_kona_slaves.u_kona_apb1_top.apb_clk[12]	
15	u_kona_slaves.gen_clk gates.gen_clkgate_inst[13].u_clkgate_apb.out	1	u_kona_slaves.u_kona_apb1_top.apb_clk[13]	
16	u_kona_slaves.gen_clk gates.gen_clkgate_inst[14].u_clkgate_apb.out	765		
17	u_kona_slaves.gen_clk gates.gen_clkgate_inst[15].u_clkgate_apb.out	78		
18	u_kona_slaves.gen_clk gates.gen_clkgate_inst[16].u_clkgate_apb.out	66		

Cross Domain Property Checking

- Two scenarios that a bug can happen in the RTL design
 - *BLK1* is passing transaction information to *BLK2* but *CLK2* is gated
 - *CLK1* getting gated prematurely when a transaction is not completed yet in *BLK1*



Basic Strategy

- Two properties are created to catch those bugs

- Property 1:

```
not ($changed(FLOPi.D_on_CLK1) && $changed(CLK1) ##1  
    $stable(CLK1) && $changed(CLK2) ##1 $changed(CLK2))
```

- Property 2:

```
not ($changed(FLOPi.D_on_CLK1) ##1 $changed(CLK1) &&  
    $changed(CLK2) ##1 $changed(CLK1) && $stable(CLK2))
```

- TCL procedures and scripts are developed to:

- Do structural analysis of the design using JasperGold APIs
- Extract the structural relationship between the flops on CLK1 domain and the flops on CLK2 domain
- Automatically generate properties on the flip-flops of interests

Illustration of Property 1

```

not ($changed(FLOPi.D_on_CLK1) && $changed(CLK1) ##1
    $stable(CLK1) && $changed(CLK2) ##1 $changed(CLK2))
  
```




Illustration of Property 1

```

not ($changed(FLOPi.D_on_CLK1) && $changed(CLK1) ##1
    $stable(CLK1) && $changed(CLK2) ##1 $changed(CLK2))
  
```






Illustration of Property 2

```
not ($changed(FLOPi.D_on_CLK1) ##1 $changed(CLK1) &&
    $changed(CLK2) ##1 $changed(CLK1) && $stable(CLK2))
```




Cross Domain Clock Gating Logic Checking Results

- One complex RTL bug was found
 - Transactions from CLK1 domain could not reach CLK2 domain due to the wrongly gated clocks
 - Two scenarios violating the two properties were generated to guide simulation and bug fixing



Counter Example 1



Source Pane

Why at iteration 94 for u_caph.Inst_caph_Xbar.Inst_nic400_caph_Xbar.u_cd_main.u_amib_slave_apb.u_apb_m_psel_i[3] (1 of 1)

```

515 else if (bridge_state_en)
516     1'b0
517     begin
518         bridge_state <= nxt_bridge_state;
519         psel_i <= nxt_psel;
520         penable_i <= nxt_penable;
521         paddr_i <= nxt_paddr;
522         pwrite_i <= nxt_pwrite;
523         pwrite_data_i <= nxt_pwrite_data;
524         last_beat <= nxt_last_beat;
525         axi_size <= nxt_axi_size;
526         axi_burst <= nxt_axi_burst;
527         axi_len <= nxt_axi_len;
    
```


Counter Example 2

The image displays a timing diagram and source code for a counter example. The timing diagram shows signals for two clock domains: Xbar_CLK and PCLK. Red callouts highlight the D and Q of F1_clk1 and CLK1. Green callouts highlight the D and Q of F2_clk2 and CLK2. The source code shows a Verilog snippet for a counter in the PCLK domain.

Timing Diagram Signals:

- Xbar_CLK domain:**
 - `.main.u_amib_slave_apb.u_apb_m NXT_PSEL[3]`
 - `cd_main.u_amib_slave_apb.u_apb_m PSEL[3]`
 - `ir.u_cd_main.u_amib_slave_apb.u_apb_m ACLK`
 - `i.u_amib_slave_apb.u_apb_m BRIDGE_STATE_EN`
 - `cd_main.u_amib_slave_apb.u_apb_m PSEL_I`
 - `cd_main.u_amib_slave_apb.u_apb_m PSEL_I3`
- PCLK domain:**
 - `u_caph.Inst_caph_ipc.PCLK`
 - `u_caph.Inst_caph_ipc.PSEL_csr`
 - `u_caph.Inst_caph_ipc.PSEL_csr_dly`
 - `u_caph.Inst_caph_ipc.PCLK_csr_gated`
 - `aph.Inst_caph_ipc.u_ipc_caph_wrapper.PCLK`
 - `aph.Inst_caph_ipc.u_ipc_caph_wrapper.PSEL`
 - `ih.Inst_caph_ipc.u_ipc_caph_wrapper.PENABLE`
 - `aph.Inst_caph_ipc.u_ipc_caph_wrapper.PWRITE`
 - `ih.Inst_caph_ipc.u_ipc_caph_wrapper.PADDR`
 - `CAPH_IPC_R_TL3_POWER_STATE_CONTROL_SEL`
 - `u.Inst_caph_ipc.u_ipc_caph_wrapper.PWDATA`
 - `iph.Inst_caph_ipc.u_ipc_caph_wrapper.PREADY`

Source Code:

```

392 always @(posedge PCLK or negedge PRESETn)
393   if (!PRESETn) PSEL_csr_dly <= 1'b0;
394   else
395     PSEL_csr_dly <= PSEL_csr;
396
397 CLKGATE clkgate_pclk_csr (
398   .en (PSEL_csr | PSEL_csr_dly |
399     1'b1 |
400     m4_execution_hold_reset_sync_pulse |
401     t13_execution_hold_reset_sync_pulse |
402     t13_execution_hold_set_sync_pulse),
403   .in (PCLK),
404   .out (PCLK_csr_gated),
405   .rst (ScanMode)

```

Summary

- To maximize dynamic power reduction, our SoC design adopted an aggressive clock gating design methodology using manually inserted ICG as close as possible to the root of the clock tree
- Low-power verification can be inherently complex and the formal technique is a must in such scenarios
- A unique and systematic formal methodology combining structural analysis, automatic property generation and proof was presented for complex clock gating design verification
- Bugs found were complex in nature and hard to find in a controlled way using simulation

Clock-Enable Control Type	Verification Methodology
Hardware Controlled	Check enable inputs for all clock gate cells are not stuck-at-0 or stuck-at-1
	Analyze number of flip-flops that each clock gate drives
	Do structural fan-in and fan-out analysis of each clock-gated flip-flop and automatically generate properties to check cross-domain errors

Thank You!