


Automatic Firmware Verification for Automotive Applications


Dr. Torsten Andre, Daniel Valtiner
Infineon Technologies Austria AG




Motivation



Development Time



Parallel Development



- **Parallel** development
- **Influencing** development
 - Confirm feasibility of partitioning
 - React quickly if unfeasible

Quality of Verification

- Functional requirements
 - Behavior
 - Non-behavior
- Non-functional requirements
 - Resource constraints (e.g. timing, memory size)

- ✓ Fault tolerant time interval (FTTI)
- ✓ Timing Limitations
 - Processing delay
 - Acceptable jitter
 - Refresh rates

Host vs. Target Verification

```
void safety()
{
  limit_check();
  __asm__(„ADD R1, #1“);
}

void limit_check()
{
  int16_t value = 1;
  ...
}
```

Compile

```
01110010111
00110011010
01001111001
00110101010
...
```

```
LD #1, R1
ADD R1, #25
ST R1, @value
JMP 24
...
```

ISO 26262



ISO 26262-6:2011 9.4.6

“The test environment for software **unit testing** shall correspond as closely as possible to the target environment. [...]”




ISO 26262-6:2011 10.4.8

“The test environment for software **integration testing** shall correspond as closely as possible to the target environment. [...]”

Implications in a Nutshell

Pro's Host Verification

- Many tools to choose from
- Verify C code



Pro's Target Verification


- Enable parallel development
- Non-functional requirement verification
- Supports verification of native assembler statements
- ISO 26262
- Verify machine code (do not depend on compiler)

Evaluation Criteria


- Comprehensive verification
- Easy to use
- Low overhead
- Fast execution
- Support regression
- FW Unit verification
- FW Unit Integration verification
- Independent of hardware development
- High level of reuse
- Reliability tooling
- Simple result interpretation

Hardware Abstraction


- **Bitmap:** All registers accessible by HW and FW



Verification Tool Architecture



Verification Tool Architecture



Inputs


- **Bitmap Description**
 - Register specification
 - Auto-generated from central specification
- **ROM image**
 - Binary FW image
 - Compiled from high level language
- **Config**
 - Project specific adaptation
 - Specified once per project

Test Specification

- Input stimuli
- Expected values
- Test definition in Microsoft Excel
 - Well-known tool
 - Reliable libraries available to enable parsing by framework
 - Reference implementation using Excel formulas
 - CSV import from other tools for reference implementation (e.g. Matlab)

	A	B	C	D
1	Inputs			Expected Output
2	algo_value	Lower limit	Upper limit	Limit error
3	-15	-25	25	0
4	-35	-25	25	1
5


Verification Framework Architecture



HW Abstraction

- **Bitmap**
 - Automatically generated from bitmap specification
- **Persistent memory**
 - Models specific behavior to retrieve data, e.g. EEPROM paging
- **Interrupt/Event handler**
 - Register behavior based on conditions/time

Verification Tool Architecture



Test Bench


- **Instruction Set Simulator (ISS)**
 - Allows execution of native FW image
 - Cycle accurate
- **Tester**
 - User defined
 - Maps input stimuli to FW units

Instruction Set Simulator (ISS)


- FW enriched with triggers/commands

```
void safety()
{
  VERIFICATION_CMD(SAFETY_START);
  limit_check();
  regbist();
}

Void limit_check()
{
  VERIFICATION_CMD(LIMIT_CHK_START);
  int16_t a = GET(EEP1_LOWER_LIMIT);
  ...
}
```



Verification Tool Architecture



Outputs



- **Profiler Report**
 - Statement coverage
 - Branch coverage
- **HTML Verification Report**
 - Test summary (skipped, pass, fail)
 - Profiling information (# opcodes, execution time)
 - Access order to persistent memory
 - Bitmap access (when, how often, min/max interval)
 - Memory access violations

The screenshot displays the Xilinx Unit Testing (Example DSP) web interface. The top navigation bar includes links for Test Results, Check Cycles, Coverage, EPPROM Paging, Bitmap Access, and Bitmap History. The main content area is divided into several sections:

- Test Results:** A table showing test results for sub-unit 1 and sub-unit 2, with columns for Unit Test Name, Pass/Fail, and a color-coded status bar.
- Check Cycles:** A table showing check cycle statistics for sub-unit 1 and sub-unit 2, including columns for Unit Test Name, Pass/Fail, and a color-coded status bar.
- Coverage:** A section showing coverage statistics, including a table for Statement Coverage Summary and a table for Code Size by Unit Test.
- EPPROM Paging:** A table showing paging order statistics for sub-unit 1 and sub-unit 2, including columns for Unit Test Name, Pass/Fail, and a color-coded status bar.
- Bitmap Access:** A section showing bitmap access statistics, including a table for Bitmap Access Summary and a table for Bitmap Access Summary.
- Bitmap History:** A section showing bitmap history statistics, including a table for Bitmap History Summary and a table for Bitmap History Summary.

Application Example

- Application example in the paper
- Two units (algo, safety)



Evaluation Criteria

- ✓ Comprehensive verification
 - Easy to use
- ✓ Low overhead
- ✓ Fast execution
- ✓ Support regression
- ✓ FW Unit verification
- ✓ FW Unit Integration verification
- ✓ Independent of hardware development
- ✓ High level of reuse
- ✓ Reliability tooling
- ✓ Simple result interpretation

Conclusions

- Verification tool for target architecture
- Safe and high quality verification
- Fast and parallel development

Questions

