Automatic Firmware Design for Application-specific Electronic Systems: Opportunities, Challenges and Solutions

Daniel Große (Univ. Bremen / DFKI) Joscha Benz (Univ. of Tuebingen) Vladimir Herdt (Univ. of Bremen) Martin Dittrich (TU Munich)



edaclusterforschung



This contribution is funded as part of the CONFIRM project (project label 16ES0564-70) within the research program ICT 2020 by the German Federal Ministry of Education and Research (BMBF) and supported by the industrial partners Infineon Technologies AG, Robert Bosch GmbH, Intel Deutschland AG, and Mentor Graphics GmbH.



Outline

- 1. Overview and Challenges for Firmware Design under Timing and Power Budgets
- 2. Context-Sensitive Source-Level Timing Simulation
- 3. Validation of Firmware-based Powermanagement using Constrained-Random Techniques
- 4. Driver Generation and Optimization of the SW/HW Interface







Application Scenario: Automotive



- Highly integrated SiP solutions: ASIC + MEMS (multicore architectures + DSPs)
- Challenges:
 - Modelling and generation of timing- and power-predictable application software
 - ECU firmware has to ensure power and timing intervals
 - Sensors have to be queried in application-specific time frames under fixed power budgets
 - Automatic firmware optimization of MCUs (e.g. in sensors)





Src: Bosch

© Accellera Systems Initiative

Application Scenario: Smartphone



Src: www.androidauthority.com

- Heterogeneous multi-cores (CPUs, GPUs, DSPs, sensors)
- Challenges:
 - Tasks of platform firmware:
 - ensures specified power and timing intervals
 - minimizes temporal variance
 - exploits dynamic load conditions
 - Prevention of temporal and spatial temperature peaks
 - Improvement of energy efficiency
 - Ensuring timing intervals for real-time critical functions





Application Scenario: Power Control



Src: IFX

Examples:

- Power Converter
- LED Control
- Sensor SIP

- Low Power
- Strong resource constraints
- Real-time
- ICs with simple processors/MCUs

• Challenges:

- Firmware generation under timing/power awareness
- Firmware optimization





Context-Sensitive Source-Level Timing Simulation

Joscha Benz (Univ. of Tuebingen)







Agenda

- Source-Level Timing Simulation
 - Principle & Framework
 - Instrumentation
- Loop Acceleration
 - Results
- Conclusion & Future Work

© Accellera Systems Initiative





Source-Level Timing Simulation (SLTS)

1. Source/Binary Code



2. Matching



NFERENCE AND EXHIBITION

3. Instrumentation





© Accellera Systems Initiative

Basic Block Timing – How to determine?

- By annotating statically analyzed timings
- By annotating dynamically measured timings







Complete Instrumentation



- Precise 🗸
- Slower

Partial Instrumentation I



- Not precise
- Fast 🗸

Partial Instrumentation II



Precise
Fast







int c = 200;

}

while(c-->=0) {
 a[c] = rand() % c;













accelle

SYSTEMS INITIATIVE

- Partial instrumentation
 - Already very fast
 - Context-Sensitive: 2019 MIPS average throughput [1]
 - \rightarrow Can we go further?
- Loop Acceleration
 - Much simulation time consumed
 - Especially for simple Loops





Loop Acceleration in SLTS







Loop Acceleration in SLTS – Pro & Con

- Reduction of instrumentation points
 - Enable compiler optimizations
 - Decrease simulation run-time
- Decrease of Accuracy
 - Conservative loop bounds
 - Virtual unrolling







3

5

6

Loop Acceleration in SLTS - Pro & Con

- Decrease of Accuracy
 - How to handle?
- Heuristically accelerate Loops
 - User-provided percentage
- Calculate Expected Inaccuracy

- Loop bounds:
$$\frac{L.upper - L.lower}{L.upper} \cdot 100$$

- Loop paths: $\frac{\max(len(path)) - \min(len(path))}{\max(len(path))} \cdot 100$

• Accumulated Expected Inaccuracy must not exceed user-provided percentage



Loop Acceleration in SLTS - Evaluation

- Cortex M0+
- Benchmarks
 - Mälardalen (Selection)
- Reference Times
 - Measured using GPIO-Pin
- Experiments
 - Execution-Time Predictions
 - Simulation Run-Time Measurement





Loop Acceleration in SLTS - Results



Run-time of Simulation

■ Sim ■ Accel ■ Accel+Heu





DESIGN AND VERIFICATION

FERENCE AND EXHIBITION

Conclusion & Future Work

- Further improvement of simulation run-time possible
 - Using a Heuristic to contain loss of accuracy
- Use context-sensitive flow-facts
 - Derive tighter loop bounds
- CONFIRM: Language Extension
 - Constructs allowing to define tighter bounds





References/Further Reading

- 1. S. Ottlik et al., "Context-Sensitive Timing Automata for Fast Source Level Simulation", 2017 Design Automation & Test in Europe (DATE)
- S. Schulz, O. Bringmann, "Accelerating Source-Level Timing Simulation", 2016 Design Automation & Test in Europe (DATE)





Validation of Firmware-based Powermanagement using Constrained-Random Techniques

Vladimir Herdt (Univ. of Bremen)





Motivation

- Efficient power management is very important for modern SoC's
- Conflicting demands: high performance and power consumption



Errors in the power management functionality can have fatal consequences:

- Excessive power consumption
- accellera systems initiative







Power Aware Design Flow

- Power management/optimization techniques should be considered early in the design flow
- ESL offers much more opportunities for power optimization than RTL
- ESL features early availability of SW development and fast simulation speed



www.systemc.org

Power-aware SystemC-based Virtual Prototypes (VPs)





VP-based Power Management



Validation of firmware-based power management is important



© Accellera Systems Initiative



Power Aware Co-Simulation



- Execute SW in FW/HW co-simulation
- Track and report power/performance characteristics





Scenarios

- Missing corner-cases violating power/performance budgets
- Production-level SW might be unavailable yet



- Constraint-based workload description
- Specific power consumption profile









Scenario to Software





© Accellera Systems Initiative

DESIGN AND VERIFICA



Constrained Random Generator



type = ???
num-instr = ???
op-type = ???
num-chars = ???
io-scaler = ???
irq-scaler = ???
pos = ???

Symbolic IB valid fields depend on type (arithmetic, IO, memory)





Constrained Random Generator





Constrained Random Generator



type = ???
num-instr = ???
op-type = ???
num-chars = ???
io-scaler = ???
irq-scaler = ???
pos = ???

<u>Symbolic IB</u> valid fields depend on type (arithmetic, IO, memory)

DESIGN AND VERIFIC



Case Study: SoCRocket

- Based on Aeroflex Gaisler GRLib (RTL)
- AHB/APB: TLM-based AMBA-bus
- Memory Controller
- Various Peripherals

#include <stdio.h>

rintf("Hello World");

SW + FW



"Transaction-Level Modeling Framework for Space Applications"



SoC



SoCRocket Power Modelling

- Every component has three different power values:
 - Static,
 - Internal
 - Switching
- Static and internal power is application independent
 - Only depends on active power state
- Switching power depends on the components activity
 - Needs to be traced periodically
 - Use SystemC thread with periodic wait delay





Power Management

- So far: VP provides power states and allows changing
- Now: Firmware-based power control
- HW interface unit (attached to bus) forwards request



```
pm_control[0] = PM_ID_LEON3
```



Power Management







DEMO

















Experiments

- Consider five scenarios:
 - 1. High CPU load
 - 2. Interrupt intensive workload
 - 3. Alternating instruction blocks
 - 4. Memory and IO intensive
 - 5. Many small tasks
- 8,000,000 instructions executed on SoCRocket in avg. per workload
- 15 minutes wall time in avg. per scenario (Linux with 2,4 GHz Intel)



Experiments

Power Cons. (uJ)	Without PM	With PM	Difference
1) CPU Load	254969	94405	-62.97%
2) Interrupts	161274	129345	-19.80%
3) Alternating	397375	210988	-46.90%
4) Memory/IO	1004561	278397	-72.29%
5) Small Tasks	270656	208755	-22.87%

Save in power consumption

2017 DESIGN AND VERIFICATION

CONFERENCE AND EXHIBITION

Sim. Time (sec.)	Without PM	With PM	Difference	
1) CPU Load	2.03	2.42	+19.21%	
2) Interrupts	1.09	1.68	+54.13%	LUSS III
3) Alternating	2.77	3.74	+35.02%	penomance
4) Memory/IO	7.63	10.88	+42.60%	
5) Small Tasks	1.82	2.88	+58.24%	



Conclusion

- Approach for early validation of firmware-based power management
- Using power aware SystemC-based Virtual Prototypes
- Workload generation using constrained random techniques
- Check that power/performance budgets are satisfied





Next Steps

- Incorporate Coverage Metrics
 - Cross coverage: power configuration / source code metrics
 - Add feedback loop
- Extend Constraint Language
 - Simplifies symbolic description
 - Insert power management calls (e.g. need RTM)
- Improve Constrained Random Solutions
 - Currently the last solution is blocked
 - "intelligent" guessing of solutions, use SMT solver to complete partial solutions



References

- V. Herdt, H. M. Le, D. Große, and R. Drechsler, Towards Early Validation of Firmware-Based Power Management using Virtual Prototypes: A Constrained Random Approach (FDL, 2017)
- http://www.systemc-verification.org/
- T. Schuster, R. Meyer, R. Buchty, L. Fossati, and M. Berekovic, Socrocket A virtual platform for the European Space Agency's SoC development (ReCoSoC, 2014), https://socrocket.github.io/





Driver Generation and Optimization of the SW/HW Interface

Martin Dittrich (TU Munich)





Motivation

- Small MCUs such as ARM Cortex M0 used in many applications
- Advantages:
 - Flexibility by programmability
 - Late design patches / Firmware updates possible
- Challenges:
 - Very resource constrained
 - AREA, power, timing overheads vs. a fixed-HW implementation
 - Main cost factor is embedded memory
 - Complex task to design memory-footprint/perfomance optimized FW



State of the Art

- Program Memory Footprint
 - HW Code Compression
 - Huffmann Codes
 - Dictionary-based Compression
 - Bit Masks Dictionaries
 - Link-time Optimization
 - Binary Rewriting
- Data Memory Footprint*
 - Bit Packaging
 - Pointer Tables
 - New calculation of values instead of stroring values
 - Delta Coding

*Small Memory Software Patterns for System with Limited Memory C. Weir, J. Noble 2000





Goals

- Automatic Generation of optimized MCU Firmware
- Optimization of the HW/SW Interface of the MCU for better Firmware in terms of Performance and Memory Requirements







MCU HW/SW Interface + Driver Generator



Driver Spec. Parameters (Pseudo-C)

- Simple Example:
 - Software Input/Output Parameters of Driver Functions
 - Hardware Input/Output Parameters (Hardware Device Params)

Software I/O Parameters

Inputs:

uint32_t id enum {modA,modB} mode uint32_t aNum bool rStat Outputs: uint16 t out[4]

Hardware I/O Parameters Inputs: uint9_t inputLength_i; uint32_t seed_i; uint32_t poly_i[2]; uint1_t chkT_i[4]; uint1_t chkA_i[3]; Outputs: uint32_t out_o[2];

DESIGN AND VERI



Driver Spec. Behavior (Pseudo-C)

Driver Unit

Software I/O Parameters Hardware I/O Parameters Behavior

```
Behavior: program device
inputLength_i =
 (mode == modB)
 ? 100 : 500;
seed i = id;
poly i[0] = 35263098; } else {
poly i[1] = 10031374;
chkT i[0] = 1;
chkT i[1] = 1;
chkT i[2] = 1;
chkT i[3] = 1;
```

if (rStat) { chkA i[0] = aNum; chkA i[1] = 0; chkA i[2] = 0; chkA i[0] = 1; chkA i[1] = 1; chkA i[2] = 1;





Control-data-flow-graph (CDFG) analysis

Behavior: program_device

inputLength_i =	if (rStat) {
(mode == modB)	chkA_i[0] = aNum;
? 100 : 500;	chkA_i[1] = 0;
seed_i = id;	chkA_i[2] = 0;
poly_i[0] = 35263098;	} else {
poly_i[1] = 10031374;	chkA_i[0] = 1;
chkT_i[0] = 1;	chkA_i[1] = 1;
chkT_i[1] = 1;	chkA_i[2] = 1;
chkT i[2] = 1;	}
chkT_i[3] = 1;	_

- Control flow dependencies
- No data dependencies
- No Write-before-read dependencies





Step 1: Generation of Register Interface

Hardware I/O Parameters

Inputs:

uint9_t inputLength_i; uint32_t seed_i; uint32_t poly_i[2]; uint1_t chkT_i[4]; uint1_t chkA_i[3]; Outputs: uint32_t out_o[2];



SIGN AND VERIFI



Register-Compatibility Graph



Behavior: prog	gram_device
inputLength_i =	if (rStat) {
(mode == modB)	chkA_i[0] = aNum;
? 100 : 500;	chkA_i[1] = 0;
seed_i = id;	chkA_i[2] = 0;
poly_i[0] = 35263098;	} else {
poly_i[1] = 10031374;	chkA_i[0] = 1;
chkT_i[0] = 1;	chkA_i[1] = 1;
chkT_i[1] = 1;	chkA_i[2] = 1;
chkT_i[2] = 1;	}
chkT_i[3] = 1;	

Performance # Read	0
# Write	3
#Read-Modify Write	8
#HW Accesses	19



```
void program_device1(enum mode, uint32_t id,
                       bool rstat, uint32_t aNum) {
  if (mode == modB) set_inputLength_i(100);
  else set_inputLength_i(500);
  set_seed_i(id);
  set_poly_i_0(35263098)
  set_poly_i_1(10031374)
 set_chkT_i_0(1);
  set_chkT_i_1(1);
  set_chkT_i_2(1);
  set_chkT_i_3(1);
  if (rStat) {
    set_chkA_i_0(aNum);
    set_chkA_i_1(0);
    set_chkA_i_2(0);
  } else {
    set_chkA_i_0(1);
    set_chkA_i_1(1);
    set_chkA_i_2(1);
55
}}
```



Behavior: program device inputLength i = if (rStat) { (mode == modB) chkA_i[0] = aNum; ? 100 : 500; chkA i[1] = 0;seed i = id;chkA i[2] = 0;poly i[0] = 35263098; } else { poly i[1] = 10031374; chkA i[0] = 1; chkT i[0] = 1; chkA i[1] = 1; chkT i[1] = 1; chkA i[2] = 1;chkT i[2] = 1; chkT i[3] = 1;

Performance # Read	0
# Write	3
#Read-Modify Write	3
#HW Accesses	9

if (rStat) {
 set_chkA_i_0_2(aNum,0,0);

} else {
 set_chkA_i_0_2(1,1,1);







Performance #	# Read	0
#	# Write	4
#	<pre>#Read-Modify Write</pre>	0
#	#HW Accesses	4

© Accellera Systems Initiative



```
set_seed_i(id);
set_poly_i_0(35263098)
set_poly_i_1(10031374)
if (mode == modB && rStat) {
 set inputLength chkT chkA(100,1,1,1,1,aNum,0,0);
if (mode == modA && rStat) {
 set_inputLength_chkT_chkA(500,1,1,1,1,aNum,0,0);
if (mode == modB && ! rStat) {
 set_inputLength_chkT_chkA(100,1,1,1,1,1,1,1);
if (mode == modA && ! rStat) {
 set_inputLength_chkT_chkA(500,1,1,1,1,1,1,1); (2017)
```

Control-data-flow-graph (CDFG) analysis

Behavior: program_device inputLength_i = chkT i[3] = 1; (mode == modB)if (rStat) { ? 100 : 500: chkA i[0] = aNum; chkA i[1] = 0; seed i = id; poly i[0] = 35263098; chkA i[2] = 0; poly_i[1] = 10031374; } else { //Barrier chkA i[0] = 1; chkT i[0] = 1; chkA_i[1] = 1; chkT i[1] = 1; chkA i[2] = 1; chkT i[2] = 1;

program_device1

program_device2





Register-Compatibility Graph





CONFERENCE AND EXHIBITION

IRDP



if (rStat) {
 set_chkT_chkA(1,1,1,1,aNum,0,0);

} else {
 set_chkT_chkA(1,1,1,1,1,1);



Conclusion

- Automatic FW Code-Generation
- Optimization of the HW/SW Interface
- Big research question:
 - What is the best model and design abstraction for specifying the FW?
 - C is already very compact





Tutorial Conclusion

- Automatic firmware design for application-specific electronic systems is very challenging
- Three solutions
 - Context-Sensitive Source-Level Timing Simulation
 - Validation of Firmware-based Powermanagement using CRV
 - Driver Generation and Optimization of the SW/HW Interface









Questions?



