Attack Your SoC Power Challenges with Virtual Prototyping

Stefan Thiel Gunnar Braun







Agenda

Part #1: Power-aware Architecture Definition

• Part #2: Power-aware Software Development

Questions





Power-aware Architecture Definition *Top three goals for today*

Reduce risk of wrong design decision due to late power analysis

Define the right HW/SW architecture to meet power and performance goals

Define the right Power Management strategy









Power and Performance Duality



SYSTEMS INITIATIVE

Power and Performance Duality



SYSTEMS INITIATIVE

Virtual Prototyping Approach



Example: DVFS What-If Analysis



SYSTEMS INITIATIVE

What we just learned

- Reduce risk of late power analysis
- The Power and Performance duality
- Virtual Prototype for early power and performance analysis
 - Create workload model to capture processing and communication requirements
 - Create architecture model to represent processing and communication <u>resources</u>
 - <u>Map</u> workload onto architecture
 - <u>Measure</u> resulting system
 performance and power analy

performance and power analysis





IEEE 1801 UPF System Level Power

- New IEEE 1801 Sub-committee on System Level Power
- Participation from EDA, IP providers and users
 - Active participation from AGGIOS, ARM, Broadcom, Cadence, CSR, Intel, Mentor, Microsoft, ST, Synopsys
- Goal:
 - Standardize format for system level power analysis
 - Enable exchange of power models between groups, companies and EDA tools and across abstraction levels
- Visit
 - <u>http://standards.ieee.org/develop/wg/UPF.html</u>
 - <u>http://www.p1801.org/</u>
 - <u>http://semiengineering.com/system-level-power-modeling-activities-get-rolling/</u>

DESIGN AND VERI



Power-aware Architecture Definition *Top three goals for today*

Reduce risk of wrong design decision due to late power analysis

Define the right HW/SW architecture to meet power and performance goals

Define the right Power Management strategy



© Accellera Systems Initiative

Case Study



Micro Server in Platform Architect MCO





CONFERENCE AND EXHIBITION

Micro Server in Platform Architect MCO



SYSTEMS INITIATIVE

Power Model Instrumentation



Power Model Instrumentation - Details

Power State Definition









Power Model Instrumentation - Details *Dynamic Voltage and Frequency Scaling*

- For each power state we define:
 - Reference dynamic power P_{dyn,ref}
 - for a reference frequency $F_{dyn,ref}$ and reference voltage $V_{dyn,ref}$
 - Reference leakage power P_{leak,ref}
 - for a reference voltage $V_{leak,ref}$
 - Trigger frequency and voltage from Virtual Prototype



Power Model Instrumentation - Details

Driving Power States from a (HW) signal

\$pm link_signal_to_state TOP/MODULE_1/pState 0 0xf modem_fsm 0ff \$pm link_signal_to_state TOP/MODULE_1/pState 1 0xf modem_fsm Standby \$pm link_signal_to_state TOP/MODULE_1/pState 2 0xf modem_fsm Transmit \$pm link_signal_to_state TOP/MODULE_1/pState 3 0xf modem_fsm Receive





Power Model Instrumentation - Details

Driving Power States from Software







SYSTEMS INITIATIVE

Video: Analyze Power Management





DESIGN AND VERIFICATION

CONFERENCE AND EXHIBITION

Parameters to Explore

• Architecture and workload parameters

Workload	Ethernet Bandwidth: CPU-cycles per packet	512 MB/s, 1GB/s : 1k (avg), 2k (high), 4k (stress)
Platform	Number of CPUs: Number of NPUs: Number of SRAMs:	1, 2 0, 1 0, 1
L2 cache	Size in KB:	32, 64, 128

6 parameters 144 combinations

Which

work best?

combination will

• DVFS power management related parameters

DVFS-levels:1, 2, 3, 4, 5Thresholds (up/down):2/1, 4/1, 8/1, 4/2, 8/2, 8/4Response delays in us: 1, 2, 3, 4, 5

3 parameters 150 combinations

Total of 21600 combinations ???

Sensitivity Analysis + Divide and Conquer!







Sensitivity Analysis





CONFERENCE AND EXHIBITION

Video: Explore Architecture





DESIGN AND VERIFICATION

CONFERENCE AND EXHIBITION

Parameters to Explore

• Best architecture configuration:



• DVFS power management related parameters

 DVFS-levels:
 1, 2
 3, 4, 5

 Thresholds (up/down):
 2/1, 4/1, 8/1, 4/2, 8/2, 8/4

 Response delays in us: 1, 2, 3, 4, 5

3 parameters 150 combinations





Summary – Power aware Architecture Definition

Reduce risk of wrong design decision due to late power analysis

- Power and Performance duality: Performance impacts power, power (management) impacts performance
- Early power analysis important for taking the right design decisions

Define the right HW/SW architecture to meet power and performance goals

 Power aware HW/SW partitioning, cache and cache coherency analysis, interconnect/memory optimization

Define the right power management strategy

- Grouping of components into power domains
- Run-fast-then-stop vs. DVFS
- Power management thresholds, time-outs and delays











Agenda

• Part #1: Power-aware Architecture Definition

Part #2: Power-aware Software Development

• Questions





Power-aware Software Development *Top three goals for today*

Reduce risk of late power management software development

Improve robustness of power management software

Reveal software bugs that can drain the battery







How can software affect power?

Software controls the activity of the power consumers

Power management – application & use-case level

- Selection of best effort service
- Example: Turn off WiFi and use 3G when user idle
- Based on user's performance/power needs

Power management – operating system level (OSPM)

- Runtime control of (sub-) system power modes
- Example: Drive WiFi subsystem into standby
- Steered by application level performance/power needs

Power control – firmware level

- Control clocks and voltages
- Example: set voltage regulator to 1.1V, set clock to 1GHz
- Initiated by operating system power management







Power Management complexity

Example: Mobile Application Processor

200 pages of clock programming



Source: http://www.samsung.com/global/business/semiconductor/file/product/Exynos_5_Dual_User_Manaul_Public_REV100-0.pdf



Specification for each register:

CONFERENCE AND EXHIBITION

Power Management complexity

Example: Mobile Application Processor



Programmer's Manual – The devil is in the detail:

Caution: It should be guaranteed that S/W does not access IPs whose clock is gated. It may cause system failure.

It should be guaranteed that the ratio between freq (MCLK_CDREX) and freq (ACLK_CDREX) is kept Caution: as "2 to 1" all the time.

Typical software problems that can cause days, or often weeks of debugging!

Source: http://www.samsung.com/global/business/semiconductor/file/product/Exynos 5 Dual User Manaul Public REV100-0.pdf







Fighting bugs with power impact Typical scenario – Here Linux Kernel Mailing List

Hey Kukjin, Andrzej,

I recently started playing around with functionfs, and have noticed some strange behavior with my origen board.

If I enable the FunctionFS gadget driver, I see the board hang at boot here:

2.360000] USB Mass Storage support registered.

LDO3 and LDO8 are used for powering both device and host phy controllers. These regulators are not handled in USB host driver. Hence we get unexpected behaviour when the regulators are disabled elsewhere.

It would be best to keep these regulators always on.

Signed-off-by: Tushar Behera <tushar.behera@linaro.org>

So your patch worked great for me! Thanks for the analysis and the patch!

Source: Feb. 2013, https://lkml.org/lkml/2013/2/26/608





Fighting bugs with power impact Typical scenario – Here Linux Kernel Mailing List

> It would be best to keep these regulators always on. No, it's just workaround patch.



It should be handled at USB drivers. we usually used this scheme enable USB power always. but it consumes lots of power. There's no need to enable usb power when there's no usb connection.

So I suggest to enable power when usb is connected only.

In our case, micro IC detects the usb connection and enable usb power at that time.

Thank you, Kyungmin Park

Source: Feb. 2013, https://lkml.org/lkml/2013/2/26/608



© Accellera Systems Initiative

31

Works fine, but





Shift-Left with Virtual Prototyping

Start earlier – Late Power Management software can have catastrophic consequences on project schedules

"CHIPMAKER reportedly has been delayed in shipping power management software for its XYZ chips. OEM hasn't yet approved any tablets featuring the CHIPMAKER processor ... because the chipmaker hasn't produced necessary power-management software?





SYSTEMS INITIATIVE

Virtual Prototyping approach

Goals	 Enable most critical software development tasks As early as possible Aligned with software project schedule 				
Needs	 Develop and deploy virtual prototypes (VP) incrementally Enable different software teams to develop in parallel Multiple VPs are created with different focus 				
How	 Model subsystems to support most critical software tasks Leverage existing or generic models for simulation of subsystems outside the software development focus 				

Its here <u>not</u> a goal of the virtual prototype to represent <u>all the hardware</u> to develop all the software (availability would be too late to make any impact)



Case Study: SoC Power Management

USB subsystem with our specific PMIC and Clock Controller







Case Study: SoC Power Management

Combine with available VDK for ARM Versatile Express and software



Part of VDK for the ARM Versatile Express prototyping system Allows running stock Linaro Linux kernel and filesystem images



DESIGN AND VERIE

Case Study: SoC Power Management

Add power domain information for the USB subsystem





DESIGN AND VERIEICA

CONFERENCE AND EXHIBITION

What we just learned

- The scope of a Virtual Prototype need to match the requirements of the software team
 - What is needed to enable the key critical software tasks?
 - A mix of generic and specific HW components
 - Assembly & modeling tools assist the specific HW model creation
 - Enables earliest availability
- A VP can accurately model power management hardware
 - Clock & voltage trees
 - Power Managament IC (PMIC)
 - Clock controller
 - Power domain isolation





Power-aware Software Development *Top three goals for today*

Reduce risk of late power management software development

Improve robustness of power management software

© Accellera Systems Initiative

Reveal software bugs that can drain the battery





Case Study: Normal OS & driver operation Booting and using USB for a file storage gadget





© Accellera Systems Initiative

CONFERENCE AND EXHIBITION

Case Study: Driver faults from power bug

Booting and using USB for a file storage gadget

Unpowered core

VDK_uATX_CortexA57x1_usb_pm - Linux Console (HARDWARE.iUART0)	DB2_1: DW USB3
<pre>nhandled fault: synchronous external abort (0x96000210) at 0xffffff8000040140 nternal error: : 96000210 [#1] SMP odules linked in: PU: 0 Not tainted (3.9.0 #4) C is at dwc3_probe+0x274/0xa50 R is at dwc3_probe+0x254/0xa50 c : [<fffffc00a2fad2c>] lr : [<fffffc0002fad0c>] pstate: a0000305 p : fffffc00ac5fc50 20: ffffffc00ac5fc50 x28: 00000000000000 27: 000000000000000 x26: ffffffc00ad33210 25: ffffffc00a583980 x24: ffffffc00a591f8 23: ffffffc00042100 x22: 0000000000000 12: fffffc000523078 x18: 00000000000000 15: 0000000000007 x14: 0000000000003a3 13: fffffc00ad3a200 </fffffc0002fad0c></fffffc00a2fad2c></pre>	Simulated USB Model USB Model USB Model Suspend Roles are Orienta A-B Spee - Low/Ful High Sp
Abort exception!	No resp
Soc Bus Interrupt Power Domain: Core	USB PHY Over Domain: PH
iera)	

Unpowered PHY





Case Study: Root cause analysis

Using a VDK, there is more to see!

Standard Linux Kernel Messaging System

Terminal Trace for	or HARDWARE.DB1_0.CP0.cpu0					
Time (ps)	Text					
4039471390000	Unhandled fault: synchronous external abort (0x96000210) at 0xfffff8000040140)oh	lig me	cca.	σε
4039528220000	Internal error: : 96000210 [#1] SMP			ug me	3 50	54
4039571900000	Modules linked in:			-		_
4039596930000	CPU: 0 Not tainted (3.9.0 #8)		Eve	ontion	fou	1+
4039650050000	PC is at dwc3_probe+0x324/0xac0		EXU	eption	Idu	Iι
4039701610000	LR is at dwc3_probe+0x304/0xac0					
4039746540000	pc : [<fffffc0002faddc>] lr : [<fffffc0002fadbc>] pstate: a0000305</fffffc0002fadbc></fffffc0002faddc>					
4039789540000	sp : ffffffc00ac5fc50					_
4039857950000	x29: ffffffc00ac5fc50 x28: 00000000000000					III
4039917820000	x27: 0000000000000 x26: ffffffc00ad33210					
4039979860000	x25: ffffffc000588980 x24: ffffffc0005b91f8					
4040039730000	x23: fffff8000040100 x22: 00000000000001					
4040101770000	x21: ffffffc00fff8b60 x20: ffffffc009aad020					
4040161640000	x19: ffffffc000523138 x18: 0000000000000e					
•	III					F =
		0/ read a57 cm	0.0/thread	0.00.04 054 200 180 000	A 601642	0



Case Study: Root cause analysis



What we just learned

- Virtual prototypes do accurately simulate power management fault scenarios
 - Software developer can reproduce and observe same defects like on hardware
 - Deterministic repetition for debug and testing
- Virtual prototypes help accelerating root cause analysis
 - Visibility and traceability of any HW or SW property
 - Cross correlation of HW and SW power management





Power-aware Software Development *Top three goals for today*

Reduce risk of late power management software development

Improve robustness of power management software

© Accellera Systems Initiative

Reveal software bugs that can drain the battery





Software bugs impacting power consumption – the reality today

Small software bugs can have big impact on power

- Invisible to the developer
- Only revealed in long term scenario measurements

Impact is usecase dependent

- Talk time might not be impacted at all
- Standby time might be reduced by multiple hours

Software developers are often unaware

- No means to test and use-case analyze during development
- Power bugs continuously slip into production firmware





How to analyze power bugs?

Soldering skills required...

The hardware way...

- Use a 7-way 0.1" header for each probe (3 channels)
- Superglue the back to a spare region of the board
- Add 0V connection
- Add twisted pairs back to the shunt
- Remove old inductor, solder the shunt in place
- Add the other end of the wires to the shunt



The Virtualizer way...



Dynamic power analysis Instrumentation overlay





Source: How to measure SoC power, Andy Green, TI Landing Team lead, Linaro



Dynamic power analysis Using instrumentation scripts in Virtualizer VDK





© Accellera Systems Initiative

DESIGN AND VERIFICATION

CONFERENCE AND EXHIBITION

USB Power Model

Abstract power model

- Approximate power per component at a reference frequency & voltage
- Good enough to find bug mentioned in introduction!



USB PHY Power USB Core Power Other

From K Park:

> It would be best to keep these regulators always on.

No, it's just workaround patch. It should be handled at USB drivers. We usually used this scheme enable USB power always. but **it consumes lots of power**. There's no need to enable usb power when there's no usb connection.

SYSTEMS INITIATIVE

Detailed power model

- Approximate power for each power mode in a component
- Needed for run-time power management SW



Dynamic power analysis *big.LITTLE processing – Task migration with DVFS*



What we just learned

- Power awareness has higher priority than power accuracy for software developers
 - Even a simple on/off power model can reveal severe defects
 - Power models can be realized at multiple levels of abstraction
- Power analysis can be added as an overly to a virtual prototype
 - Less intrusive than cutting rails and soldering shunts
 - Accuracy in the same ballpark as HW based measurement



Power-aware Software Development

Top three goals for today

Reduce risk of later power management software

- Complete software development earlier with Virtual prototypes
- Simulate power domain control (PMIC and clock controller)

Improve robustness of power management software

- Simulate fault scenarios such as unpowered hardware
- Efficient root cause analysis from HW though SW stack

Reveal software bugs that can drain the battery

- Simulate approximate power consumption
- Expose power consumption defects to the SW developer







Questions?





Thank You



