



Abstract

As functional safety becomes increasingly important in today's industrial and automotive designs, many legacy designs have to be "upgraded" to meet the safety goal of the system. An efficient approach is to use safety synthesis and formal verification to incorporate a safety architecture into the design. The flow can consist of these major steps: 1) explore areas of the design where better fault detections are required, 2) introduce the right safety mechanisms into the design with safety synthesis, 3) validate the design changes with formal verification, and 4) perform formal fault injection to measure the diagnostic coverage.

Safety Mechanisms Insertion

Register-level safety mechanisms include:

- Parity generation and checking for critical control elements.
- Double modular redundancy for a selected list of registers.
- Triple modular redundancy for a selected list of registers.
- Error correction, and single-error correction with doubleerror detection for banks of registers.
- Protocol checking ensures valid state transitions for finite state machines



Module-level safety mechanisms include:

- Double modular redundancy along with lockstep checker.
- Triple modular redundancy along with lockstep checker and majority voting
- Input and output parity checking on groups of interface signals
- Memory parity generation and checking



Are You Safe Yet? Safety Mechanism Insertion and Validation Ping Yeung, Jin Hou, Vinayak Desai, Jacob Wiltgen Mentor, A Siemens Business



- safety mechanisms (SMs) Safety Mechanism Operation, ensuring that the inserted
- functional safety mechanisms are working as designed.

Safety Mechanism Insertion Verification



A triple modular redundancy (TMR) is used as the safety mechanism to protect the design. By comparing Design A (without safety mechanism) and Design B (with TMR), SLEC can mathematically prove that the TMR has been correctly inserted into the design.

Safety Mechanism Operation Verification



A golden (no-fault) model and a fault injected model are used to perform on-the-fly fault injection and result analysis. By instantiating a design with a copy of itself, all legal input values are automatically specified for SLEC, just as a golden reference model in simulation predicts all expected outputs for any input stimulus. By comparing a fault injected design with a copy of itself without faults, the formal tool checks if there is any possible way for the fault to either escape to the outputs or go undetected by the safety mechanism.



The tool, Austemper Annealer [7], was used to perform safety synthesis by duplicating part of the design for double modular redundancy. The figure above shows the "safe" design and the setup of verifying the double modular redundancy safety mechanism using SLEC.

The tool, Questa SLEC [8], was used for SLEC verification. We not only compare the outputs of the original design and the "safe" design but also compare the outputs of the original design and the outputs of the two instances in the "safe" design to make sure that the two instances behavior the same as the original design.

run: compile_designs run_slec
compile_designs:
vlib work spec
vlog -f filelist design -work work spec
vlib work impl
vlog -f filelist safedesign -work work impl
run slec:
qverify -c -od log -do " \
slec configure -spec -d design top -work work spec;\
slec configure -impl -d safedesign top -work work impl;\
<pre>slec map -instance {spec impl.instance1} -target -output; \</pre>
<pre>slec map -instance {spec impl.instance2} -target -output; \</pre>
slec compile: \
slec verify: SLEC compile and run Map the outputs of "design_top" and
exit" Instance1/Instance2 as target respectively



This table summarized the many design blocks that have been "upgraded" with different safety mechanisms. For AMBA-based design block A and block B with duplication insertions, we have verified the equivalence between the outputs of the original block and the modified (original+safety mechanism) block. For block C with ECC insertion, we have verified the equivalency between the outputs of the original design and the modified design with ECC insertion.



"spec" of the original design while "impl" is the "upgraded" design with safety mechanisms. Even though a fault had been injected into the design, the output of the design was still correct (impl dout the same as the spec dout). The ECC safety mechanism had recovered the data from the fault correctly. The error detection signal, error_detected, was asserted to alert the user of this situation. One the other hand, if an injected fault had caused a failure at the comparison point, a waveform of the counter-example that captures the fault injection and propagation sequence is generated for debugging.

[1]	ISC
de	velo
[2]	And
Pa	per,
[3]	Jac
Sa	fety
[4]	Avio
26	262
[5]	Ping
Op	otimi
[6]	Dοι
Fo	rma
[7]	Aus
[8]	Que

Results

	Safety	SLEC result		
	Mechanism	Proven	Fired	CPU time
BA Block A	module duplication	24	4	1s
BA Block B	register duplication	19	0	1s
BA Block C	ECC logic	16	0	36s
nRISC subsystem	module duplication	42	0	1s
nac design ign bug)	module duplication and register duplication	31	23	2s
nac design ı fixed)	after bug fixed in safety mechanism	54	0	2s

dit View Source Tools Window	/ Help				
+ - 🚳 🚓 🗃 🕏 🔍 🗟 👦 🕞	🖬 🕯 🗼 🚺 🕅	nem 🔻 < Ar	iyEdge 🔻 🔿	» 🕱 Source Sync 📔	at 🖂
Browser 802	X Spec = ec	c wrap v			-
🕽 Search: Type Searc 🖗 🖨	» 5 🗖	output	reg [15:0] do 0-	ut, >5f7f	
tance Module	- 6 🚈	out put	reg error_det	ected	
ec ecc_wrap dec bch_dec_dcd_u	▲ 7 ■ 8	-);	U		•
		wrap y			
Type Search ♀ □ Exact	» 5 🗾	output	reg [15:0] do 0-	ut, >5f7f	_
ance Module	- 6 📶	🖬 out put	reg error_det	ected	
dec bch_dec_dcd_u	• 7 • 8	-);	0-21		•
					• •
gs					32X
Run 🔯 📝 Map Signals 🖗	Filter: Type h	iere <ctrl+e></ctrl+e>	0. 0 x I	? 🎫 👥 💷	» » »
✓ Name	Radius T	ïme Sp	ec Signal	Impl Signal	-
SLEC_output_2	1 2	m 18s spe	ec.error_detected	impl.error_detected	
SLEC_output_1	2	m 41s spe	ec.dout	impl.dout	•

References

- 26262-5:2011 Road vehicles Functional safety, Part 5: Product opment at the hardware level, https://www.iso.org/standard/51360.html drew Hopkins, Silicon evolution for the automotive revolution. ARM White , 2019.
- cob Wiltgen, Reducing Your Fault Campaign Workload Through Effective Analysis, Semi Engineering, Aug 2019.
- idan Efody, Whose Fault Is It? Advanced Techniques for Optimizing ISO 2 Fault Analysis. DVCon 2016.
- g Yeung, et al., Whose Fault Is It Formally? Formal Techniques for izing ISO 26262 Fault Analysis. DVCon 2018.
- ug Smith, It's Not My Fault! How to Run a Better Fault Campaign Using al. Verification Academy, Jun 2018.
- stemper Annealer User Guide, Mentor, A Siemens Business, 2019. esta SLEC User Guide, Mentor, A Siemens Business, 2019.