

Application Optimized HW/SW Design & Verification of a Machine Learning SoC

Lauro Rizzatti – Rizzatti LLC Russell Klein – Mentor, A Siemens Business Stephen Bailey – Mentor, A Siemens Business Andrew Meier – Mentor, A Siemens Business





A Siemens Business



Agenda

- Software to Systems Lauro Rizzatti
- High-Level Synthesis (HLS) Russell Klein
- Verification:
 - Hybrid Verification Andrew Meier
 - Accelerated Verification Stephen Bailey, John Stickley
- Conclusion and Q & A





Lauro Rizzatti

SOFTWARE TO SYSTEMS





Tutorial Objective & Contents

This tutorial details the process of migrating an ML algorithm from generic software to a hardware implementation customized to the specific requirements of a system



- The migration advances through 5 steps:
 - #1: Design and verify an ML algorithm to be embedded in an application specific SoC
 - #2: Partition the algorithm in HW/SW and optimize it for performance/power/area in the context of the SoC and the accompanying software stack
 - #3: Verify the SoC at different levels of abstraction
 - #4: Analyze the SoC for power, performance, formal and coverage at the RT level
 - #5: Perform system validation via FPGA prototyping





What Problem Do We Address?

- Today, many embedded systems embody algorithms that were originally developed as software applications
 - Either on general purpose computers or on embedded systems
- Migrating these algorithms to demanding applications running on embedded systems is hitting a roadblock
 - Substantial increases in compute requirements cannot be met by slow performance enhancements of traditional embedded computing
 - Power constraints defeat conventional CPU-based architectures
- <u>The algorithms must be accelerated in hardware</u>
 - This tutorial will describe how to achieve this objective





Many Possible Architectures

- Algorithms are still evolving in leading edge technological domains, such as Machine Learning, 5G and state-of-the-art Video
 - What architecture is best?
 - No way to try very many alternatives in RTL
- Optimize for Power, Energy, Performance, Area
 - All need to be optimized
 - Finding the best trade-off is challenging
 - Having a SW-driven or application-driven methodology at the start in continued use in the flow is important
 - Data movement is key
 - Memory, bandwidth, and caching significantly impact all of these





accelle

Software-driven system design

Existing Approach SoC-Driven System Design

- Design objective defined by system architect
- HW/SW partitioning planned
- Virtual platform created and validated
- Power/performance optimization based on subsystem TB
- SW application optimized to run on HW platform

New Approach Software-Driven System Design

- SW available at day one of project
- SW used to explore HW architecture
- Platforms evolve in parallel (HW/SW)
- SoC optimized in context of SW (power/performance)
- Pre-silicon SoC validated with SW
- Apps/benchmarks optimized for HW/SW platform



SYSTEMS INITIATIVE Tutorial: Application Optimized HW/SW Design & Verification of a Machine Learning SoC



Case-Study: Tiny YOLO V2 Algorithm

- Our tutorial is based on "Tiny YOLO V2*", a low computational object recognition algorithm implemented in the TensorFlow framework
 - Tiny YOLO V2 is a 23-layer convolution neural network that reads a small format image and detects objects within the frame
 - It executes approximately 3.2 billion multiply accumulate (MAC) operations per inference
 - It can classify 20 objects, it is well studied, and has implementations in several machine learning frameworks
- Tiny YOLO is used in compute constrained or power constrained devices, such as cell phones or other devices where computational and battery power is concerned









Our Embedded SoC

- Our over simplified SoC embeds the Tiny YOLO V2 algorithm, already trained, a CPU, memory, interconnect and two peripherals
- The SoC receives a feed from a video camera and outputs bounding boxes and labels of objects classified in the input feed







· Verify algorithm works properly

Speed ~ 0.4 sec/inference

- different abstraction levels
- Automated creation of bus interfaces to surrounding system
- And, enable earliest SW development and SW-driven verification
- Utilize HW-assisted verification for large dataset tests and full SoC verification
- platform
- Realistic Performance
- Accurate Power
- Functional Coverage

Speed:

- 21,000 sec/inf RTL SW sim
- 10 sec/inf emulation
- 0.03 sec/inf prototype



Tutorial: Application Optimized HW/SW Design & Verification of a Machine Learning SoC

Speed ~ 4 sec/inference

Connect to real interfaces, at

Prepare post-Si validation

environment, tests and

debug capabilities

speed



Algorithm Partitioning

- A quick profile of Tiny Yolo shows 5.2 billion floating point operations are needed for an inference
- To produce multiple inferences per second requires greater throughput than software can deliver





Algorithm Partitioning

- Some aspects of the algorithm need to remain in software
- Some are appropriately targeted to hardware
- Hardware to be created by High-Level Synthesis (HLS) can be defined in C and linked into the larger algorithm
- Post HLS code (RTL) can be linked into the same algorithm for verification purposes





Yolo Tiny Example

- Image from camera is preprocessed to scale the pixel values and resize the image to meet the requirements of the algorithm
- Object recognition algorithm processes the image
 - Produces a table of results

```
class : car, [x,y,w,h]=[571,133,231,142], Confidence = 0.92238536775112152
class : dog, [x,y,w,h]=[266,362,261,299], Confidence = 0.86217708349227905
```

 High confidence recognitions are annotated on the image and the image is displayed





Yolo Tiny Python Implementation

```
def detect from cvmat(self,img):
        s = time.time()
        self.h img,self.w img, = img.shape
        img resized = cv2.resize(img, (416, 416))
        img RGB = cv2.cvtColor(img resized, cv2.COLOR BGR2RGB)
        img_resized_np = np.asarray( img RGB )
        inputs = np.zeros((1,416,416,3),dtype='float32')
        inputs[0] = (img resized np/255.0) * 2.0 - 1.0
        in dict = {self.x: inputs}
        net output = self.sess.run(self.fc 19,feed dict=in dict)
        self.result = self.interpret output(net output[0])
        self.show results(img,self.result)
        strtime = str(time.time()-s)
        if self.disp console : print('Elapsed time : ' + strtime + ' secs' + '\n')
```



Verify at a Higher Level with Reusable Environment



DESIGN AND VERIFICATION



Yolo Tiny implementation with HLS inference

```
def detect from cvmat(self,img):
        s = time.time()
        self.h img,self.w img, = img.shape
        img resized = cv2.resize(img, (416, 416))
        img RGB = cv2.cvtColor(img resized, cv2.COLOR BGR2RGB)
        img resized np = np.asarray( img RGB )
        inputs = np.zeros((1,416,416,3),dtype='float32')
        inputs[0] = (img resized np/255.0) * 2.0 - 1.0
        in dict = {self.x: inputs}
        net output = self.sess.run(self.fc 19,feed dict=in dict)
        catapult net output = C library.catapult yolo tiny(inputs)
        self.diff(net output, catapult net output)
        self.result = self.interpret output(catapult net output[0])
        self.show results(img,self.result)
        strtime = str(time.time()-s)
        if self.disp console : print('Elapsed time : ' + strtime + ' secs' + '\n')
```





Replace Layers one at a Time







Replace Layers one at a Time







Replace Layers one at a Time







Then Replace All Layers







Path to Implementation

 Once the algorithmic C is shown to match the original python, then it can be used as a starting point for RTL development





Russell Klein

HIGH-LEVEL SYNTHESIS





What is High-Level Synthesis

- Transformation of algorithm to synthesizable RTL
 - Typically C, C++, or SystemC
 - Handles low-level details for designer
- Technology aware
 - Understands target silicon technology or FPGA device
 - Generates RTL based on technology library and target frequency







Benefits of HLS

- Improved developer productivity
 - Design at a higher level of abstraction
 - Automate away a lot of the detailed work in creating RTL
- Reduced verification effort
 - Verifying an abstract algorithm is much faster and easier than verifying RTL
 - Prove that the resulting RTL is equivalent to the original algorithm
 - HLS tools enable this with dynamic simulation and formal proofs
- Exploration of design alternatives
 - Implementing different architectures in RTL is prohibitively expensive
 - At the algorithmic level it fast and easy





Design at a Higher Level

- Generate high quality RTL from higher level descriptions
 - Manual RTL coding errors and ECO's are avoided
 - Designs are correct-by-construction
 - Time-consuming RTL design iterations are eliminated
 - Estimate and optimize power and performance before RTL synthesis
- Key applications designed with HLS
 - Video Compression/Decompression (H.265/HEVC, VP9)
 - Image processing (Mobile/4K/Ultra HD/3D)
 - Wireless/Wireline (Bluetooth, 5G, 802.11 Gb optical, DOCSIS)









Verification of RTL

- Dynamic verification
 - Common input to algorithm and RTL
 - Compares output from RLT with output from original algorithm
 - Covered later
- Formal verification
 - Precise semantics and machine readable format for algorithm and RTL
 - Supports formal equivalency proof







Coverage and Assertions

- Assertions and Cover Points can be put in source C++ & SystemC
- Assertions and cover points propagate from source to RTL
- Enables verification at higher level

				ı								
int alu(int a, int b, uin	t2 opcode) {										
<pre>cover(opcode==ADD);</pre>												
<pre>cover(opcode==SUB);</pre>												
<pre>cover(opcode==MUL);</pre>												
<pre>cover(opcode==DIV);</pre>												
short r;												
switch(opcode) {												
case ADD: $r = a+b;$												
break;												
case SUB: r = a-b;												
break;												
case MUL: r = a*b;												
break;												
case DIV: assert(b!=0);											
r = a/b;												
break;												
}												
return r;												
}												
l				j								
TYPE cvg	52.7%	100	52.7%	:								
- CVP cvg::cvp_lz	100.0%	100	100.0%									
CVP cvg::cvp_vz	25.0%	100	25.0%									
CROSS cvg::cross_lz_vz /scverify_top/rtl/top_vip_inst/cvg_b_rsc	33.3%	100	33.3%									
	00.00/	100	88.8%									
TYPE cvg	88.8%											
TYPE cvg	100.0%	100	100.0%									
T												





Design Alternatives

- User control over the micro-architecture implementation
 - Parallelism, Throughput, Area, Latency (loop unrolling & pipelining)
 - Memories (DPRAM/SPRAM/split/bank) vs Registers (Resource allocation)
- Exploration is accomplished by applying constraints
 - Not by changing the source code







HLS Optimizations

- Automatic Arithmetic optimizations and bit-width trimming
- Multi-objective scheduling
 - Area/Latency driven datapath scheduling
- Eliminates RTL technology penalty of I.P. reuse





Yolo Tiny (v2)

- Algorithm for detecting and classifying objects in pictures
 - Used on cell phones and computationally limited systems
 - Over 5.2 billion floating point operations per inference
 - Over 25 million weight values
 - Neural network has 24 layers (full Yolo has 106)



https://pjreddie.com/darknet/yolo





Yolo-Tiny Profile

layer	fil	ters		sj	ize			-		íi	nr	out				25.95	out	υσ	t			
	conv		3		3			416	x	416			3	->	416	x			16	0.150	BFLOPs	
	max		2	х	2	1	2	416	x	416	×	-	16	->	208	ж	208	x	16			
2	conv	32	3	x	3	1	1	208	x	208	×	3	16	->	208	x	208	x	32	0.399	BFLOPs	
3	max			х	2	/	2			208			32	->	104	х	104	x	32			
4	conv	64			3					104			32	->			104			0.399	BFLOPs	
5	max				2					104			64	->	52				64			
	conv	128			3				x				64	->		x			128	0.399	BFLOPs	
	max				2				ж				.28	->	26				128			
	conv	256			3				ж				.28	->	26				256	0.399	BFLOPs	
and the second se	max				2				x				56	->		x			256			
	conv	512			3				x				56	->	13				512	0.399	BFLOPs	
	max	1993-1994 - 1994			2				ж				12	->	13				512			
	conv	1024			3				ж				12	->					1024		BFLOPs	
	conv	256			1	100			ж				24	->	13				256		BFLOPs	
	conv	512			3				x				56	->	13				512		BFLOPs	
	conv	255	1	х	1	1	1	13	ж	13	X	: 5	12	->	13	ж	13	x	255	0.044	BFLOPs	
	yolo																					
	route	13				184						-										
	conv	128	1	ж	1				x				56	->		x			128	0.011	BFLOPs	
	upsamp					2	2ж	13	x	13	X	: 1	.28	->	26	x	26	ж	128			
Constant of the second s	route	198																				
	conv	256			3				x				84	->		x			256		BFLOPs	
	CONV	255	1	x	1	1	1	26	ж	26	x	: 2	56	->	26	x	26	x	255	0.088	BFLOPs	
	yolo																					
Loadi	ng weig	hts fr	om	Y	b 10	ov:	3-t.	iny.w	ei	ghts	. .	.D	one									





What is convolution?



Multiply one array by another, element by element, and sum the results

Source: Embedded-Vision.com

accellera

SYSTEMS INITIATIVE Tutorial: Application Optimized HW/SW Design & Verification of a Machine Learning SoC



Convolution used in CNNs

- Each output channel uses 2-d convolutions across all input channels
 - Billions of Multiply/Accumulate operations
- Embarrassingly parallel



Pure 4-D Convolution Algorithm



TensorFlow 2d convolution





Tutorial: Application Optimized HW/SW Design & Verification of a Machine Learning SoC



TensorFlow 2d convolution



Feature Maps



Output channels





TensorFlow 2d convolution





Output channels






Output channels

Teat







Output channels







Output channels



Tutorial: Application Optimized HW/SW Design & Verification of a Machine Learning SoC







Output channels







Output channels



Tutorial: Application Optimized HW/SW Design & Verification of a Machine Learning SoC







Output channels







Output channels



Tutorial: Application Optimized HW/SW Design & Verification of a Machine Learning SoC



















Tutorial: Application Optimized HW/SW Design & Verification of a Machine Learning SoC



Architecture Alternatives

- Feature map constant
 - Read in each feature map, and apply all convolution kernels to it
 - Requires memory large enough to hold all output channels (partial sums)
- Output channel constant
 - Complete computation for each output channel in order
 - Requires memory large enough for only one output channel
 - Requires re-reading feature maps
- Tiled architecture
 - Compute outputs for a region of each input feature map
 - Requires even less memory, but more re-reads both feature maps and kernels





Different Architectures

By simply reordering the loops different architectures can be created







Synthesis considerations

- Synthesizing "as-is" results in one multiplication per clock
 - Faster than software, but does not take advantage of parallelism in the algorithm
- The feature_map and kernels variables are mapped to memories
 - Each memory can perform one read per clock cycle
- Possible solutions
 - Multi-port the memories (expensive in area, routing resources)
 - Promote memories to registers (very expensive in area, power)
 - Partition memories
 - Map into a shift register





Create a shift register 2 lines + 3 pixels



^E Tutorial: Application Optimized HW/SW Design & Verification of a Machine Learning SoC



Create a shift register 2 lines + 3 pixels



^E Tutorial: Application Optimized HW/SW Design & Verification of a Machine Learning SoC



Create a shift register 2 lines + 3 pixels



^E Tutorial: Application Optimized HW/SW Design & Verification of a Machine Learning SoC



Create a shift register 2 lines + 3 pixels



^E Tutorial: Application Optimized HW/SW Design & Verification of a Machine Learning SoC









Parallel multipliers





^E Tutorial: Application Optimized HW/SW Design & Verification of a Machine Learning SoC



Parallel multipliers

For large feature maps this can be too many registers to be efficient. Add memories where there are no multiplier taps







acce

Multi-channel Sliding Window

2-D convolution can be efficiently built by separating into vertical and horizontal sliding windowing plus accumulation buffers



SYSTEMS INITIATIVE Tutorial: Application Optimized HW/SW Design & Verification of a Machine Learning SoC



accelle

C++ Class for Processing Element (PE)

template<typename T0, typename T1, typename T2, int W>

- PE is explicitly described in a C++ class
 - Multiply-add
 - Shift registers
- Class can then be re-used in an array





Scalable PE Array Architecture

- Multiply-add tree convolution can be transformed into a chain of processing elements (PE)
 - FPGA routing friendly
- Systolic array is the simplest PE array

Processing Element (PE)

- Simpler interconnect and easy to understand
- There are better ones in use today (SCNN, Eyeriss, Chain)

h1

Partial sum input

1x3 PE Array convolution







h0

Data

0

accellera



Matrix of PEs

- Multiple 1-d convolutions
 - Easy, just another array of classes





Multiple Matrices of PEs

template<typename T0, typename T1, typename T2, int W, int N, int WIDTH>

pe array classN<T0,T1,T2,W,N> pe array[3];

ac_array<T2, 3, N> ofmap_psum_o;

class pe array 3x3xN{

- Multiple output channels produced from single input channel
 - N=64 gives 576 parallel multiplications
 - ~690 Billions ops/sec @600MHz
- Minimal routing congestion
- Significantly less memory bandwidth required
- Still must accumulate partial sums in local memory

accellera



3 element array of

Array of 1x3 PEs, N=64



RTL Creation

- Once the architecture is determined, high level synthesis can be used to create the RTL implementation of the component
 - Interface synthesis creates bus connections for master and slave interfaces
- As RTL is created it can be dynamically verified
 - Stimulus can be captured from execution of Python with algorithmic C
 - Reponses from RTL compared with responses from algorithmic C





Replace One Layer at a Time





Tutorial: Application Optimized HW/SW Design & Verification of a Machine Learning SoC



Replace One Layer at a Time





^E Tutorial: Application Optimized HW/SW Design & Verification of a Machine Learning SoC



Replace One Layer at a Time





^E Tutorial: Application Optimized HW/SW Design & Verification of a Machine Learning SoC







accellera

2020

DESIGN AND VERIFICATION"

CONFERENCE AND EXHIBITION

SYSTEMS INITIATIVE Tutorial: Application Optimized HW/SW Design & Verification of a Machine Learning SoC



Power Considerations

- Keep data local
 - Very important for ASIC
- Floating-point is costly
 - Used in training of networks
 - Not needed in network inference engine
- Doesn't need to be 2^x bit-widths
 - Processors are fixed bit-width
- 8-bit integer multiplier is 27 times smaller and uses 19 times less energy then a 32-bit floating point multiplier



*NVIDIA 2017



Cost of Operations

Energy numbers are from Mark Horowitz "Computing's Energy Problem (and what we can do about it)", ISSCC 2014





Accuracy vs. Bit Width for CNN



For ResNET

- 32-bit weights improves accuracy by less than 0.1% over 8-bit weights



Tutorial: Application Optimized HW/SW Design & Verification of a Machine Learning SoC



Architectural Exploration with HLS

- Original PE array was sub-optimal
- Process multiple input channels simultaneously
 - 4 PE arrays
 - Better utilization of AXI4MM bandwidth
 - Reduce on-chip memory by 4x
- Recoded in a few days
 - Evaluated PPA







Hybrid Architecture for Lowest Power

- Earlier layers can be processed together
 - Fused layer architectures don't need all of the feature-map data from a previous layer to process the current layer
 - Keeping the data on-chip gives much lower power consumption
 - Works well for smaller number of input/output feature maps
- Later layers need a different kind of architecture
 - Large number of feature maps and weights
 - PE array architectures work well







From Block to Full SoC

VERIFICATION





- Tiny YOLO algorithm, written in Python, executed in TensorFlow on a desktop or laptop as stand alone
- It inferences a camera input and it displays processed output on a screen
 - Verify algorithm works properly

- Manual conversion of Tiny YOLO to C for High-Level Synthesis
- Target wide variety of implementation architectures without re-coding
- Common testbench for different abstraction levels
- Automated creation of bus interfaces to surrounding system

- Block-level verification at C and RT levels with a reusable verification environment
- · Exploiting hybrid platform to maximize flexibility in verification
- And, enable earliest SW development and SW-driven verification
- Utilize HW-assisted verification for large dataset tests and full SoC verification



- Early & continuous power, performance analysis from algorithm through full SoC
- Utilize hybrid to focus analysis at block or broader levels
- Execute platform with same software stack from Hybrid platform
- Realistic Performance
- Accurate Power
- Functional Coverage

Speed:

- 21,000 sec/inf RTL SW sim
- 10 sec/inf emulation
- 0.03 sec/inf prototype

au	HL. Acceler	 Catapult C
		FPGA
titerati 17	~ [*	

- Block-level validation in SoC context with hybrid
- Prototype full SOC
- Enable complete SW stack & system validation
- Using real-world stimulus
- Pre-Si Validation
- Connect to real interfaces, at speed
- Prepare post-Si validation environment, tests and debug capabilities

Speed <u>~</u> 0.4 sec/inference






Progression of Verification

- IP Block Verification at RTL
- Earliest SW Enablement (SoC context)
- IP Block Validation Leveraging hybrid
 - Using a SW enabled flow for power and performance
- Full SoC Verification & validation
 - Focus on power & performance analysis

Power & Performance Analysis





IP Block Validation – Peripherals

- Objective: Ensure IP block functions correctly in SoC context
- Requires CPU subsystem
 - RTL or Virtual (Hybrid)
 - Driver/FW driven testing the SW is key to the SoC context
- Environment
 - ICE is typical to validate "plugfest" level compatibility with external world
 - Virtual may be used for subset or all tests
 - Post-silicon validation & debug environment functionality







Creating a portable test harness reusing environment from HLS C++ Verification

- Object recognition is test dataset intensive verification
 - Perfect application of HW-assisted to accelerate block-level RTL verification
- Create an environment for the TensorFlow framework and its host O/S
- Reuse the environment for the HLS C++ verification









TensorFlow test harness for RTL







Encapsulated(containerized) pure TensorFlow environment

- Runs original YoloTiny design in a pure TensorFlow environment
- Encapsulates entire Ubuntu 18.04 host O/S and TensorFlow framework into a *Docker* container
- This simplifies complex installation process for AI frameworks and makes them easily portable and reusable among different hosts







Test harness for TensorFlow + HLS C++validation

- Replace original 9 stages of the CNN algorithm with HLS compliant C++ implementing equivalent algorithm
- Still test new C++ code prototypes in the context of original TensorFlow framework
 - Input image stream, weights loading, and final output processing kept in Python/TensorFlow front end
- Pre-verify the synthesizeable code before generating RTL from it

accel



 Reuses same Docker container image shown previously as portable "test harness" to house host O/S and Python/TensorFlow framework along with the HLS C++ implementation



Test harness for TensorFlow + RTL validation on emulator

- Replace original 9 stages of the CNN algorithm with C++ coupled to RTL using transactors
- Validates synthesized RTL ML core in the context of original TensorFlow framework
- Provides convenient platform for power/performance analysis of the ML core itself



- C++ blocks themselves become drivers to transactors (BFMs) running in the emulator
- Cross-process TLM based
 XlAcChannelTranactors
 couple the TensorFlow and HLS
 C++ remote client process with
 the co-model host process and
 the emulator via the TLM fabric







Progression of Verification

- IP Block Verification at RTL
- Earliest SW Enablement (SoC context)
- IP Block Validation Leveraging hybrid
 - Using a SW enabled flow for power and performance
- Full SoC Verification & validation
 - Focus on power & performance analysis

Power & Performance Analysis





What is SW Enabled Verification?







Tutorial: Application Optimized HW/SW Design & Verification of a Machine Learning SoC



Hybrid Verification in a SW Enabled flow



Software Development



Hardware Development



VE Tutorial: Application Optimized HW/SW Design & Verification of a Machine Learning SoC



Progression of Verification

- IP Block Verification at RTL
- Earliest SW Enablement (SoC context)
- IP Block Validation Leveraging hybrid
 - Using a SW enabled flow for power and performance
- Full SoC Verification & validation
 - Focus on power & performance analysis

Power & Performance Analysis





Hybrid Enables Mixing Abstractions Flexibility in Verifying, Analyzing HW & Enabling SW





Hybrid Enables Mixing Abstractions Flexibility in Verifying, Analyzing HW & Enabling SW





Hybrid Platform-HLS C







IP Integration- HLS C





HLS-C is Synthesized to RTL







Insertion of RTL

- Connect Tiny Yolo RTL to Interconnect
 - master port to <AXIName>M[1], to drive memory transactions
 - slave port to NIC_<AXINAME>S[0] to accept CPU transactions.







Progression of Verification

- IP Block Verification at RTL
- Earliest SW Enablement (SoC context)
- IP Block Validation Leveraging hybrid
 - Using a SW enabled flow for power and performance
- Full SoC Verification & validation
 - Focus on power & performance analysis

Power & Performance Analysis





System Analyzer

- Collects data from embedded processors during runs
 - Simulation
 - Emulation
 - FPGA prototype
- Collects data from hardware monitors
 - User defined, SLA monitors
- Post processing resports and views
 - Standard reporting for common buses and interfaces
 - Bus utilization
 - Communication latencies
 - Bus traffic correlated with software activity
 - Transaction tracing
 - Facilities for user defined reporting
 - Data stored in SQL database





SIMULATION

EMULATION

FPGA PROTO



Capturing IP Performance – SW Enabled Methodology

- Add additional interesting metrics
 - Identify data paths conducive to obtaining metrics
 - Event probes, counters, triggers, trace buffers, protocol-specific bus monitors, etc.
 - Choose and place along identified paths; probe other points to capture additional details
- Apply stimulus
 - Run applications and benchmarks
 - Capture only during performance measurement window of interest via triggers
- Analyze
 - Establish pass/fail thresholds for
 - Filter results and track progress: pass/fail checks, comparisons to previous results, etc.
 - Manage results: across regressions, test categories, design changes, configuration settings







IP Integration w/Performance Validation



- Measure event-based metrics
 - Bus utilization
 - Bus wait/stall statistics
- Get full analysis of standard protocols
 - Transaction latency over time
 - Cache-state tracking
 - Duration by transaction type
 - Associate snoops and memory accesses to original request
 - Drill-down to individual transactions as needed
- Monitor User-defined events
 - PMU monitoring, FSMs, FIFO levels, other design points not requiring protocol knowledge
- Correlation between HW & Real world SW







Ip Integration w/Power Analysis

- Identify design hotspots from Yolo Tiny RTL
- Visually drill down into design hierarchies of concern
- Identify mistakenly active power domains (Power estimation + UPF)
- Correlation of data between activity plot and Yolo Tiny C application running on Linux

				120 714,481.2 58 5	44,240,950 *
1.0.0					
	uint32#4_t armv8_	load_big_emdia	in(coast uint8_t*	p)	
39 (1		
	rn vreinterpretq_u	35"ng(AteA35d"	us(vidiq_us(p)))		
41 1					
42		and the second			
	void armv8_store_	pig_endian(uin	CJERG_C V, WINES	"C. D)	9
44 (45 vst1					-
46 1 485.4	d_ng(b' AteA35d_ng	(Aterucerbrerd	Pana and the second second		
47					
	// _ARM_CRIPTO_I	STRINGTON .			
41.0	71CANTE10_1	and the second se	and the state of t		_
-		Codelli	nk Call Stack		
Ele Boogmark	s Window Help				
Codelink Call St.	ck - Default			the second s	
and and		a laddress	FilenameLine		
	Function Name				
0	armulijioad_bi Canonymous	g 0x5559d16a3c 0x5559d16a3c	src/baselendian.h.40	and the second second	
	show partition		namespacel:shal_arm src/base/crypto/shal_ar	off con-	
57 3	disk_seq1_next		src/base/crypta/sha1.cp	683	
1 i i	Canonymous	0x5559d3/b14	namespacel:busy_loop		
5		in 0x5559d3ff38	(*)(bool*).		
6		th 0x5559d3#38	std:_ndk1:default_def	te-cstd	
7		th 0x555963#38	std:_ndk1:default_de	te-cstd	
	27	0x7faa93cf94	7:7		
9	77	0x00000000	7:7		
im					
-					
			(m)		
Anticity Past Viscont					
14 You Jok Brings					
	# # # # # month	and another	· formale at ·	0	
1000	· mar				
A PROPERTY AND DESCRIPTION	10.0				
					and and
		and the second second	4	ASIA	
					And and a second
				S	
				~~~~	





### Hybrid-Enabled Block-Level Validation Summary

- Applications and benchmarks optimize HW and SW together
  - Performance Analysis
  - Power Analysis
- Platform evolves to deliver optimal solution
- Enabling a software-driven design methodology
- Bridge the discontinuity between different levels of abstraction





### **Progression of Verification**

- IP Block Verification at RTL
- Earliest SW Enablement (SoC context)
- IP Block Validation Leveraging hybrid
  - Using a SW enabled flow for power and performance
- Full SoC Verification & validation
  - Focus on power & performance analysis

Power & Performance Analysis





### System Integration with full RTL







### SoC Integration

- Full RTL
  - Although some users are moving to hybrid (almost) everything
  - Leading edge of largest chips being designed
- Objectives:
  - Ensure the fully integrated SoC functions properly, at least through initialization-reset, usually OS boot
- Analysis of non-functional requirements
  - Power
  - Performance
- Verification of DFx Instrumentation







# Key user requirements for power analysis

**1 Power w/ Real-world Scenarios/SW:** 

Early power trend analysis at full SoC while running real world user scenarios and software

2 Accurate RTL/GL average and peak power:

Generate accurate average and peak power numbers in target application environment with RTL and gate level netlist

**3 Power Optimization:** 

Identify potential power optimization opportunities early in design cycle for architectural tradeoffs

#### 4 Low-Power Control via HW/SW:

UPF-based low power verification with power controls coming from SW applications



Tutorial: Application Optimized HW/SW Design & Verification of a Machine Learning SoC



SYSTEMS INITIATIVE Tutorial: Application Optimized HW/SW Design & Verification of a Machine Learning SoC

accellera



#### **Complete Power Solution**



SYSTEMS INITIATIVE Tutorial: Application Optimized HW/SW Design & Verification of a Machine Learning SoC



#### Early Power Trend Analysis

#### Activity Plot

- Activity Plot
  - Generate very fast power profile for logic and memory
  - Very high correlation with actual power graphs
  - Identify power peaks, valleys and di/dt
  - DvFS what if analysis
  - Verify power domain ON/OFF via UPF
- Enabling technology with emulation
  - Capacity to handle large SoC
  - 100% visibility of all the design signals
  - Fast waveform upload —
  - Accurate modeling of power components @ RTL (clock gating, multi-bit flop, voltage scaling, read liberty files)
  - Top down GUI based power analysis



#### Enables very fast Power profiling at full-SoC while running very long customer scenarios



With



#### **Hotspot Analysis**

#### Activity Map

- Identify design hotspots for representative scenarios
- Visual drill down into design hierarchies of concern
- Identify mistakenly active power domains (Power estimation + UPF)
- Time synced with activity plot and waveform



SYSTEMS INITIATIVE Tutorial: Application Optimized HW/SW Design & Verification of a Machine Learning SoC

#### YoloTiny power analysis



Tutorial: Application Optimized HW/SW Design & Verification of a Machine L

#### **YoloTiny Power Analysis**



Individual contributions are shown for highlighed modules in leftpane accellera

SYSTEMS INITIATIVE Tutorial: Application Optimized HW/SW Design & Verification of a Machine Learning SoC

#### **YoloTiny Power Analysis**



#### Individual contributions are shown for highlighed modules in leftpane

SYSTEMS INITIATIVE Tutorial: Application Optimized HW/SW Design & Verification of a Machine Learning SoC

#### YoloTiny power analysis



#### accellera) Individual contributions are shown for highlighed modules in leftpane 107 SYSTEMS INITIATIVE

Tutorial: Application Optimized HW/SW Design & Verification of a Machine Learning SoC

#### YoloTiny power analysis



#### Individual contributions are shown for highlighed modules in leftpane

SYSTEMS INITIATIVE Tutorial: Application Optimized HW/SW Design & Verification of a Machine Learning SoC

#### YoloTiny performance analysis (System Level Analyzer)

DESIGN AND VERIFICATION



#### YoloTiny performance analysis (System Level Analyzer)



- SYSTEMS INITIATIVE
- Customized probe events defining activity into and out of each layer can be defined
  In this case a sustem "plugin" was greated to generate Matlahill graphing plats
- In this case a custom "plugin" was created to generate Matlab[™] graphing plots

INITIATIVE Tutorial: Application Optimized HW/SW Design & Verification of a Machine Learning SoC



# Pre-Si Validation – SoC's Digital Twin



- Bring SW to alpha release state
  - Before 1st silicon
- Validate post-Si lab setup pre-Si
  - Including debug capabilities
- Begin validation testing
  - Billions of miles to validate ADAS!
  - Start pre-Si
- Use as demonstrators
  - Customers
  - Government regulators, ...
- Debug issues uncovered in silicon





### Summary

- In this tutorial we have shown:
  - How accelerating key algorithms in HW deliver application performance
  - Designing the algorithm in C++ to
    - Quickly explore power, performance, area of alternative algorithmic approaches
    - Verify the algorithm implemented in C++
    - Use high-level synthesis to implement the accelerator in RTL
  - Verified and validated the accelerator block
    - Enabling SW driven system design
    - Used accelerated simulation to cover deep test datasets
  - Verified and validated the full SoC
    - Validating power and performance of full SoC
    - SoC optimized in context of SW
  - We maximized reuse of block verification from C++ through RTL
    - Development environments and platforms evolve to maximize reuse
    - Work done at the block level, reused at SoC level



- Tiny YOLO algorithm, written in Python, executed in TensorFlow
- Python, executed in TensorFlow on a desktop or laptop as stand alone
- It inferences a camera input and it displays processed output on a screen
  - Verify algorithm works properly

- Cru Record C
- Manual conversion of Tiny YOLO to C for High-Level Synthesis
- Target wide variety of implementation architectures without re-coding
- Common testbench for different abstraction levels
- Automated creation of bus interfaces to surrounding system

- CU Kanadar Sterovect Urgan Renov Egy
- Block-level verification at C and RT levels with a reusable verification environment
- Exploiting hybrid platform to maximize flexibility in verification
- And, enable earliest SW development and SW-driven verification
- Utilize HW-assisted verification for large dataset tests and full SoC verification



- Early & continuous power, performance analysis from algorithm through full SoC
- Utilize hybrid to focus analysis at block or broader levels
- Execute platform with same software stack from Hybrid platform
  - Realistic Performance
  - Accurate Power
  - Functional Coverage



- 21,000 sec/inf RTL SW sim
- 10 sec/inf emulation
- 0.03 sec/inf prototype



- Block-level validation in SoC context with hybrid
- Prototype full SOC
- Enable complete SW stack & system validation
- Using real-world stimulus
- Pre-Si Validation
- Connect to real interfaces, at speed
- Prepare post-Si validation environment, tests and debug capabilities

Speed <u>~</u> 0.4 sec/inference







#### **CONCLUSION AND Q & A**

