Agnostic UVM-XX Testbench Generation

Jacob Andersen, SyoSil ApS, Copenhagen, Denmark Stephan Gerth, Fraunhofer IIS, Dresden, Germany Filippo Dughetti, SyoSil ApS, Copenhagen, Denmark









IIS

Introduction

- Code generation and model driven software development present for long time in ASIC verification
- **Simplify** usage of UVM **by abstraction** of the testbench
- Generate SystemVerilog and SystemC testbenches
- Reusable UVM Verification Components (UVCs) and testbenches supporting hardware in the loop (HiL)





© Accellera Systems Initiative

Eclipse Modeling Framework

- UVM-XX generator implemented in the open source
 Eclipse modeling Framework (EMF)
- EMF benefits:
 - Preservable user regions
 - Easiness of updating the abstract specification
 - Multiple input formats

© Accellera Systems Initiative

- Multiple output formats via simple templates
- Eclipse context aware editing and syntax highlighting





3

EMF Flow





2016

CONFERENCE AND EXHIBITION

JROPE

- Pragmatism when defining the abstraction
- Layered abstraction:
 - LUVC: implementation of UVCs
 - LB2B: implementation of back2back testbench
 - **LTB**: implementation of a RTL testbench
- Common Domain Specific Language (DSL) for all three layers and their relations
 - compact, easy to read format

© Accellera Systems Initiative

Verification Environment format (VE)





- EMF supports XTEXT for defining an eBNF-like specification of the VE DSL
- Single DSL used for all three layers: a separation on syntax level is needed
- Two types: VerificationComponent (LUVC) or EnvironmentComponent (LB2B, LTB).





DESIGN AND V

• Finding the correct level of abstraction versus expressiveness for specifying a UVC is the key



• Protocol specific code and types handling







- Type handling can get difficult when targeting SytemVerilog AND SystemC
- Three ways to support types

© Accellera Systems Initiative

- Raising the abstraction level of types
- Full SV to SC type translator which would parse the existing
 SV string and translate that into the appropriate SC type
- <u>Simpler version of (2) with fixed mapping of standard types</u>
- Addition of an optional sc_type string





• EnvironmentComponent defines information needed for generation of LB2B and LTB layers

```
EnvironmentComponent:
    (imports+=Import)*
    'type' '=' '"env"'
    'name' '=' name = STRING
    'mode' '=' mode = STRING
    ( verifcompBlocks += VerifcompBlock
        | scoreboardBlocks += ScoreboardBlock
        | envconfigBlocks += EnvconfigBlock
        | envconfigBlocks += EnvconfigBlock
        | sequenceBlocks += SequenceBlock
        | testBlocks += TestBlock)*
;
import:
    'import' importURI = STRING
;
```



Generating UVM

• UVM code generation is straight forward due to the EMF framework





20

DESIGN AND VERIEICA

Wishbone Example - UVC

- Wishbone UVC
- VE file with type field set to "vc" has been defined





Wishbone Example - UVC

• VE file continued with remaining blocks as defined by the DSL

```
Wishbone protocol interface definition
       numInst = 1; protocol = wishbone; }
agent {
driver wishbone {
 variant = "master"
                           comment="Master side of protocol";
 variant = "slave"
                           comment="Slave side of protocol"; }
interface {
 parameter {
   name="WB DATA BYTE NUM" type="int" value="pk wb::WB DATA BYTE NUM"
     comment="WB data number of bytes";
   name="WB DATA WIDTH" type="int" value="pk wb::WB DATA WIDTH"
     comment="WB data width";
   ... }
 clock { name="clk" type="logic" comment="Main clock"; }
                     type="logic" comment="Main reset"; }
 reset { name="rst"
 signal {
   name="dat o" type="logic[WB DATA WIDTH-1:0]"
                                                 driver="master"
     resetval="'x" comment="WISHBONE data with same direction as adr";
   name="adr" type="logic[WB ADDR WIDTH-1:0]"
                                                  driver="master"
     resetval="'x" comment="WISHBONE address";
   name="sel" type="logic[WB DATA BYTE NUM-1:0]" driver="master"
     resetval="'x" comment="WISHBONE byte select"; ... }
```



Wishbone Example - UVC

• UVMGen generates the UVM classes for the UVC

```
class cl wb wishbone agent extends uvm agent;
                                                                             class cl wb wishbone agent: public uvm::uvm agent {
  // Analysis port connected to monitor
                                                                                // Analysis port connected to monitor
  uvm analysis port #(cl wb seg item) ap;
                                                                               uvm analysis port<cl wb seg item>* ap;
  cl wb config cfg;
                            // Handle to configuration object
                                                                                cl wb config* cfg;
                                                                                                           // Handle to configuration object
  cl wb sequencer sequencer; // Transaction sequencer
                                                                               cl wb sequencer* sequencer; // Transaction sequencer
  cl wb wishbone monitor monitor;
                                      // Signal monitor
                                                                               cl wb wishbone monitor* monitor;
                                                                                                                     // Signal monitor
  cl wb wishbone driver driver;
                                      // Signal driver
                                                                               cl wb wishbone driver* driver;
                                                                                                                     // Signal driver
  // ********** KEEP ->Start of user code FIELDS
                                                                               // ********** KEEP ->Start of user code FIELDS
  // Add user code for FIELDS here!
                                                                                // Add user code for FIELDS here!
  11
     *********** KEEP ->End of user code FIELDS
                                                                                11
                                                                                  *********** KEEP ->End of user code FIELDS
// Builds the agent
                                                                             // Builds the agent
function void cl wb wishbone agent::build phase(uvm phase phase);
                                                                               void build phase(uvm::uvm phase phase) {
  super.build phase(phase);
                                                                                 uvm::uvm agent::build phase(phase);
  // Contruct analysis port
                                                                                 // Contruct analysis port
  this.ap = new("ap", this);
                                                                                 ap = new("ap", this);
                                                                                 // if no cfg available from global table, a random one is generated
  // if no cfg available from global table, a random one is generated
                                                                                 if (!uvm::uvm config db<cl wb config>::get(this, "", "cfg", cfg)) {
  if (!uvm config db #(cl wb config)::get(this, "", "cfg", this.cfg))
                                                                                   UVM WARNING ("CFG", "Configuration object not initialized from
begin
    'uvm warning("CFG", {"Configuration object not initialized from ",
                                                                             outside. Generating one internally");
      "outside. Generating one internally"});
                                                                                   cfg = cl wb config::type id::create("cfg");
    this.cfg = cl wb config::type id::create("cfg");
                                                                                   if(!cfg->randomize()) {
                                                                                     UVM FATAL ("CONFIG", "Unable to randomize configuration");
    if(!this.cfg.randomize()) begin
      'uvm fatal("CONFIG", "Unable to randomize configuration");
    end
  end
                                                                               // Creates the monitor, a handle to 'cfg' is passed down to the monitor
  // Creates the monitor, a handle to 'cfg' is passed down to the monitor
                                                                                 uvm::uvm config db<cl wb config>::set(this, "monitor", "cfg", cfg);
  uvm config db #(cl wb config)::set(this, "monitor", "cfg", this.cfg);
                                                                                 monitor = cl wb wishbone monitor::type id::create("monitor", this);
  this.monitor = cl wb wishbone monitor::type id::create("monitor",this);
                                                                                 if(is active) {
  if (this.cfg.is active) begin
                                                                                   // Creates the driver (conditionally: 'active passive')
    // Creates the driver (conditionally: 'active passive')
                                                                                   // a handle to 'cfg' is passed down to the driver
    // a handle to 'cfg' is passed down to the driver
                                                                                   uvm::uvm config db<cl wb config>::set(this, "driver", "cfg", cfg);
    uvm config db #(cl wb config)::set(this, "driver", "cfg", this.cfg);
                                                                                 driver = cl wb wishbone driver::type id::create("driver", this);
    this.driver = cl wb wishbone driver::type id::create("driver", this);
                                                                             };
```



2016

DESIGN AND VERIFICATION

CONFERENCE AND EXHIBITION

Wishbone Example – B2B TB

Similar approach for generating a back to back testbench

```
//----
// Definition for the WB back2back verification setup.
// Lead UVMGen example.
//----
import "wishbone.ve"
type="env"
name="wb_b2b"
mode="back2back"
```





Wishbone Example – B2B TB

 VE file continued with remaining blocks as defined by the DSL



DESIGN AND V

Wishbone Example – B2B TB

UVMGen generates the UVM classes for the B2B TB

```
class cl wb b2b env extends uvm env;
                                                                            class cl wb b2b env: public uvm::uvm env {
  cl_wb_b2b_config cfg; // Configuration class handle
                                                                            public:
                                                                              cl wb b2b config* cfg; // Configuration class handle
  // Virtual sequencer
  cl wb b2b virtual_sequencer virtual_sequencer;
                                                                              // Virtual sequencer
                                                                              cl wb b2b virtual sequencer* virtual sequencer;
  // Module VC(s) & Interface VC(s)
                                                                              // Module VC(s) & Interface VC(s)
  cl wb env wb master;
                                                                              cl wb env* wb master;
 cl wb env wb slave;
                                                                              cl wb env* wb slave;
  cl wb env wb monitor;
  // ********** KEEP ->Start of user code FIELDS
                                                                              cl wb env* wb monitor;
                                                                              // *********** KEEP ->Start of user code FIELDS
  // Add user code for FIELDS here!
  // *********** KEEP ->End of user code FIELDS
                                                                              // Add user code for FIELDS here!
                                                                                 *********** KEEP ->End of user code FIELDS
// Build environment
                                                                            // Build environment
function void cl wb b2b env::build phase(uvm phase phase);
                                                                              void build phase(uvm::uvm phase& phase) {
 pre build();
  super.build phase(phase);
                                                                                pre build();
  // If no cfg available from global table, a random one is generated
                                                                                uvm::uvm env::build phase(phase);
                                                                                // If no cfg available from global table, a random one is generated
  if (!uvm config db #(cl wb b2b config)::get(this, "", "cfg",
                                                                                if (!uvm::uvm config db<cl wb b2b config*>::get(this, "", "cfg",
this.cfg)) begin
    'uvm warning ("CFG", {"Configuration object not initialized from ",
                                                                            cfg)) {
      "outside. Generating one internally"});
                                                                                  UVM WARNING ("CFG", "Configuration object not initialized from
    this.cfg = cl wb b2b config::type id::create("cfg");
                                                                            outside. Generating one internally");
    if(!this.cfg.randomize()) begin
                                                                                  cfg = cl wb b2b config::type id::create("cfg");
       'uvm fatal ("CONFIG", "Unable to randomize configuration");
                                                                                  if(!this.cfg.randomize()) {
    end
                                                                                    UVM FATAL ("CONFIG", "Unable to randomize configuration");
  end
  uvm config db #(cl wb b2b config)::set(this, "virtual sequencer",
                                                                                uvm::uvm config db<cl wb b2b config>::set(this, "virtual sequencer",
"cfg", this.cfg); // push down config
                                                                            "cfg", cfg); // push down config
  this.virtual sequencer =
                                                                                virtual sequencer =
cl wb b2b virtual sequencer::type id::create("virtual sequencer",
                                                                            cl wb b2b virtual sequencer::type id::create("virtual sequencer", this);
                                                                                uvm::uvm config db<cl wb config*>::set(this, "wb master", "cfg",
this);
  uvm config db #(cl wb config)::set(this, "wb master", "cfg",
                                                                            cfq.wb master cfq);
this.cfg.wb master cfg);
                                                                                wb master = cl wb env::type id::create("wb master", this);
  this.wb master = cl wb env::type id::create("wb master", this);
                                                                                uvm::uvm config db<cl wb config*>::set(this, "wb slave", "cfq",
  uvm config db #(cl wb config)::set(this, "wb slave", "cfg",
                                                                            cfg.wb slave cfg);
this.cfg.wb slave cfg);
                                                                                wb slave = cl wb env::type id::create("wb slave", this);
  this.wb slave = cl wb env::type id::create("wb slave", this);
                                                                                uvm::uvm config db<cl wb config*>::set(this, "wb monitor", "cfg",
```





2016

DESIGN AND VERIFICATION

CONFERENCE AND EXHIBITION

Demo

Vē szelītz Hippol - VAC Vener 💑 Applications Places System 🧕 🚓	ර 🗡
I INI filippo@ssas01:DVCon_2016 File £dt View Search Terminal Help	_ • ×
-rw-rr 1 filippo syosilg 8372 Oct 11 12:23 cl_wb_wishbon	ne_monitor.svh
-rw-rr 1 filippo syosilg 7939 Oct 11 12:23 if_wb.sv	
<pre>-rw-rr 1 filippo syosilg 5795 Oct 11 12:23 if_wb_svached</pre>	cker.sv
-rw-rr 1 filippo syosilg 2785 Oct 11 12:23 pk wb.sv	
-rw-rr 1 filippo syosilg 3308 Oct 11 12:23 wb common.svh	۱
-rw-rr 1 filippo syosilg 1305 Oct 11 12:23 wb defines.sv	/h
-rw-rr 1 filippo syosilg 1810 Oct 11 12:23 wb vc.mk	
[filippo@ssas01 DVCon 2016]\$ ll output/src/wb vc/sc	
total 96	
-rw-rr 1 filippo syosilg 5830 Oct 11 12:23 cl wb config.	срр
-rw-rr 1 filippo svosilg 4599 Oct 11 12:23 cl wb env.cpp)
-rw-rr 1 filippo svosilg 11102 Oct 11 12:23 cl wb seg ite	em.cpp
-rw-rr 1 filippo svosila 10140 Oct 11 12:23 cl wb sea lib	0. CDD
-rw-rr 1 filippo svosila 3886 Oct 11 12:23 cl wb sequenc	cer.cpp
-rw-rr 1 filippo svosilg 5802 Oct 11 12:23 cl wb wishbon	ne agent.cpp SC
-rw-rr 1 filippo svosila 9462 Oct 11 12:23 cl wb wishbon	e_driver.cppgenerated
-rw-rr 1 filippo svosila 6565 Oct 11 12:23 cl wb wishbon	ne monitor.cpp
-rw-rr 1 filippo svosilg 4354 Oct 11 12:23 if wb.cpp	code
-rw-rr 1 filippo svosila 2790 Oct 11 12:23 pk wb.cpp	
-rw-rr 1 filippo svosila 3445 Oct 11 12:23 wb common.cpp	
-rw-rr 1 filippo svosila 1299 Oct 11 12:23 wb defines.co	α
-rw-rr 1 filippo svosila 1372 Oct 11 12:23 wb vc GCC.mk	
[filippo@ssas01 DVCon 2016]\$	-
	(2016
cellera	
© Accellera Systems Initiative 17	CONFERENCE AND EXHIBITIC



EUROPE

Future Extensions

• Extend this to handle LTB as well

© Accellera Systems Initiative

- Abstraction of functional coverage
- Extension of UVMGen limitless as template mechanism provides everything necessary
 - Example: testbench documentation could be generated from the same EMF model including a figure showing the testbench architecture, since the EMF model contains this information





Questions



