Advanced, High-Throughput Debug From Design to Silicon

Gordon Allan & Michael Horn Mentor Graphics Inc







Agenda

- Introduction the Debug challenge
- Advanced RTL Debug Scenarios
- Debug of Complex Testbenches
- Power-aware Verification Debug
- Integrated Hardware/Software Debug
- Post-Silicon Debug Solutions





Verification Consumes Majority of Project Time



Percentage of Project Time Spent in Verification

Source: Wilson Research Group and Mentor Graphics, 2014 Functional Verification Study



SYSTEMS INITIATIVE

Verification Consumes Majority of Project Time for FPGAs too



FPGA vs. ASIC/IC Percentage of Project Time Spent in Verification



Source: Wilson Research Group and Mentor Graphics, 2014 Functional Verification Study



Where Verification Engineers Spend Their Time





Source: Wilson Research Group and Mentor Graphics, 2014 Functional Verification Study

5



Key Recommendations

- Find bugs as early as possible
 - Before time-consuming, resource intensive regressions are launched
- Successively refine low power verification in every D&V phase
- Leverage new debug technologies to expedite causality discovery
- Break down the wall between RTL and firmware verification
- Plan ahead for post-silicon debug





The Enterprise Verification Platform







Agenda

- Introduction the Debug challenge
- Advanced RTL Debug Scenarios
- Debug of Complex Testbenches
- Power-aware Verification Debug
- Integrated Hardware/Software Debug
- Post-Silicon Debug Solutions





Debugging RTL with Visualizer

• Demonstration of example scenarios





Visualizer Debug Environment Architecture Built for Performance/Capacity for the Largest SoCs

- Fast GUI data model
 - Technology acquired from Axiom Design Automation
 - Integrated with Questa & Veloce compilation and execution flows
 - Capacity to load 500M+ gate designs in seconds
- Fast and efficient waveform database
 - Custom compact database format
 - Standalone option to enable worldwide debug efforts
 - On-demand connectivity for fast loading times
- High performance and capacity
 - "Smarter" integration with QuestaSim for even more capacity
 - Common tasks happen instantly on 200M+ gate designs







Visualizer is Intuitive for Everyday Debug Tasks Fast and efficient where you spend 85% of your time

- Intuitive
 - Natural layout
 - Easy navigation
 - Quick mouse-clicks
- Responsive
 - Fast waveform
 - Fast source windows
 - All in time-sync
- Advanced Schematic View
 - Full featured
 - For both RTL and gates





Powerful Design Comprehension Capabilities

Finding Drivers, Receivers, and design highlight is fast and easy

- 3 key navigation capabilities
 - Drivers
 - Receivers
 - Active Drivers / Receivers
- Easy to trace back and forth
 - Single click
- Quickly pinpoint activity in time
 - Execution trace
 - Popup tool tips
 - Value annotation

ß	8 TB [£	D 1	Ri 🔓 🕹 😎	ET VT VA] ∭Mnem ⊠ F	0 🛛 🗲 .	AnyEdge 🛛 🕨			
Ţ	1	mod	lule	mInterra	Hoddr (clk.	reset, intEr	nable, Al	uOp, r4000			
- 1	2	inp	out	CIK, rese <mark>u</mark> [1:0] AluO	p :	u a)					
- 8	4	par	ame	ter pAdd =	2'ь00;						
- 8	5	par	ame	ter pSub =	2'b01;						
- 8	5	par	ame	ter pMul =	2'DIU; 2'b11:						
- 8	8	Pur	unic	COL PDIV	,						
- 8	9	out	put	reg [12:0] r4000_intA	ddr ;					
- 8	10	"de	fin	e baseIntA	ddr 'hf00						
- 8	12	11	Cal	culate Int	errupt Addr						
- 8	13	alw	rays	@(AluOp o	r reset)						
- 8	14	14 begin 15 if (~reset)									
- 8	16 case (AluOp)										
- 8	17		pÀ	dd: r4000_	intAddr <= ~	baseIntAddr	+ 'h0; /	/ Add +0			
- 8	18		pS NM	ub: r4000_	intAddr <= `	baseIntAddr	+ 'h1; /	/ Sub +1			
- 8	20		Da Da	iv: r4000_ iv: r4000	intAddr <= `	baseIntAddr	+ 'h3; /	/ Div +3			
- 11	21	end	lcas	e _							
- 11	22	enc	61	parameter pBuswid	lth = 32; // dummy wid	th 📕	Module Tvn	e LineNum Active Local N			
- 11	24		62	innut Bogoti			170				
- 8	2.5	enc	64	input Clk;							
- 11			65	input [1:0] F	lead1RegSel;	🐺 🛞 Wave 1 - Active					
- 11			67	input [1:0] F	riteReqSel;	File Edit View Ontions	Actions Windows				
- 11			68								
- 11			69 70	input [pBuswidth-	1:0] WriteRegData; MriteReg:		2 14 1 Allycu				
- 11			71				Uella 133621	135631 137641			
			72	output [pBuswidth	-1:0] Reg1Data; -1:0] Reg2Data;	Signal Warne	Values				
			74	/t Evternal regio	ter definitions t/	register3[31:0]	000000				
			76	/ Material regiz		WriteRegSel[1:0]	3 3				
			78	reg [pBuswidt	h-1:0] RegiData; h-1:0] Reg2Data;	t m register (1k	1 00000000000				
			79		····, ···,	c.m.rogistor.ork	- 1000000000000000000000000000000000000				
			80 81	/* Internal regis	ter definitions */						
				1-:	>0						
			e	ise iI (Wri 3	tekeg)	pegin					
				case (Wri	teRegSel)						
				21600.	0	100->2	- ·				
				2.000:	0	100->2	a,				
				2'b01:	register1 = 0	WriteRegDat 100->2	a;	DeltaView: 5872			
				2'b10:	register2 = 0->100	WriteRegDat 100->2	a;	(2015			
				2'b11:	register3 =	WriteRegDat	a; 🗤	ND VERIFICATION"			
							\mathbf{D}	LUN			
							CONFERE	NCE AND EXHIBITION			

URUPE



Unique TimeCone View to Find Cause Faster Quickly trace back through time and view the cause of an event

• Trims down to just show the path that is relevant





Searching is Both Easy and Powerful Both design wide and local



- Easy searching and filtering in any window to find objects
- Biometric search to add a "color" tag to a search so that it stays highlighted to see trends





Adding Assertions: A Powerful RTL Debug Tool Visualizer makes it easier and faster to get them right



r								_ 0 >
O Module:			Sco	pe: top.sva ti	op.mem s	slave 1	2 8 🗆 C	escendant
Type: All	12	Status	: All)isplayInst	tance 🔳		
♦ Prev/Next □ ♦ File:				🛩 🖬 e	3			
/lodule:mem_slave instand	ces(1) t	otal row	s = 8					
Name	Туре	Line #		Explorer #	Failures	# Pass	Inst Name	
assert_wdata	assert	102	*	*	0	9750	2	
assert_hsel	assert	103	*	~	0	9750	-	
a2 _	assert	104	~	~	0	9750	-	
a3	assert	105	~	~	0	9749	-	
assert_mem1	assert	106	~	~	0	9749		
assert_mem2	assert	107	*	*	1494	8254	-	
assert mem3	assert	108	*	*	1162	8586		
P LDD0Cache0Miss0Adr	assert	128	*	~	16063	0	-	
Simulation I / Interactive	<u>⊠ ∖ R</u> i	esult 🛛 🦯	/ A:	ssertion Studi	0			-
pression		Value	Cvcle#	Time	Failed	Passed	NotFired	
hsel On -> wdata enb ##3	2'sd2	-	#0	48000 - 600	00 🖌		Contraction of Contraction	
-hsel_0n		-	#0	48000 - 480	00	*		
wdata_enb ##32'sd2 hs	el_0n		#0	48000 - 600	00			
wdata_enb ##32'sd2	hsel	-	#0	48000 - 600	00			
-#0 wdata_enb		•	#0	48000 - 480	00	*		
L#2 hsel ∏n			#2	49000 - 600	· · · ·			

- Assertions make it easier to find bugs
- Easy to create and debug assertions
 - Assertion Explorer
 - Interactive Replay





Agenda

- Introduction the Debug challenge
- Advanced RTL Debug Scenarios
- Debug of Complex Testbenches
- Power-aware Verification Debug
- Integrated Hardware/Software Debug
- Post-Silicon Debug Solutions





Debugging Complex Testbenches

• Demonstration of example scenarios





Modern Testbenches Add Complexity to Debug Users report often 50% of debug time is in testbench

- Testbench data is dynamic
 - How can you log it?
 - How do you find objects and with what name?
- Testbench is complex structures such as classes
 - How do you look at all of the handles and variables?
 - How do you see what is happening over time inside a class?
- Testbench is object-oriented and multi-threaded
 - How do you see inheritance?
 - How do you breakpoint or view a particular thread?





Classes and UVM Debug in Post-Sim Mode

TB debug features normally only found in interactive debug



- All data available at no performance cost
- Easy and Powerful Browse and Analysis of Objects
- Full schematic and waveform features
- No more relying on print statements





Classes/UVM data in Waveform Easily explore data and member values over time

B SVT Browser: Base	e Class (@driver2A@2) [DEF SCOPE]	_ = ×			Tasks: 622 total, 1 running, 620 sleeping, 0 stopped, 1 zombie
					Wave_0 - Active
+ ▼ → ▼ 💼 🖼 📿 🖤 🛧 ♥ Mnem 🝸			<u>File Edit View Options Actions W</u> indows		
Findi Image: State S	<pre>end end endfunction sequence_item_A t; integer tr_handle; task run_phase(uwn_phase phase); 'uvm_info(get_type_name(), "Starting", forever hegin seq_item_port_get_next_item(B); 'uvm_info("DRVR", Saformatf("Got t=%s", t_convert2string()), UVM_MEDIUN tr_handle = begin_tr(t, "t"); 'var_driverA = t.id; if (t_tw == 1) vif.tread(t_addr, t_data); //#(t_delay - 1); end_tr(t); seq_item_port.item_done(); #1; end 'uvm_info(get_type_name(), "Finishing", endtask endclass class_driver2A extends_driver2a) unmn/mainline/quest_uvm_pkg/use-cases/simple-se</pre>	UVM_MEDIUM)	Elle Edit View Options Actions Windows V UT C the second secon		* 6861 ::::::::::::::::::::::::::::::::::::
			uvm_test_ten_i2_agentA. driver.t.m_recorder	<null></null>	
\ Transcript 🗹 /			uvm_test_top.iz_agentA.driver.t.m_tear_name	11	

- Easy to drag into waveforms from source or object –
- Find 'driver' 1 step to add 'this' handle to waveform
 - Expand and see its data, address, etc. Everything over time!

Simple to see any testbench transaction to your DUT2015



Intuitive Debug for Your UVM Sequences Easy to track, trace and see your stimulus

			Wave_0 -	Active					
Eil	le <u>E</u> dit ⊻iew Options <u>A</u> ctions <u>W</u> indows								
	V VI 🖉 🔍 🍕 Q 🂐 闪 🎞 🛛 🗲 AnyEdge 🗹 🔸 🕻 C ¹ 🗸 365061	÷ C² √365051 ÷ Delta 10 1n:	s 🗵 🎚 Bookma	rks 🗸					
	Signal Name	Values	364856 364	911 36496	36 365021	365076	365131	365186	365241 365
	<pre>@sequence_A_greatgrandparent@1</pre>	<pre>@sequence_A_greatgrandparent@1</pre>			0	<u>sequence_A_great</u>	tgrandparent@1		
ġ-	@sequence_A_greatgrandparent@1.nwm_sequence_A_grandparent	000001f4				000001	.f4		
¢-	@sequence_A_greatgrandparent@1.var_sequence_A_greatgrandparent	00002ed2		00002e9c				00002ed2	
¢-	@sequence_A_greatgrandparent@1.item	<null></null>				<null< th=""><th>.></th><th></th><th></th></null<>	.>		
Ŀ	<pre>@sequence_A_greatgrandparent@1.seq</pre>	@sequence_A_grandparent@445	Øseq	uence_A_grandpar	:ent@443		Øsequ	lence <u>A</u> grandpa	rent@445
ġ-	@sequence_A_greatgrandparent@1_seq_var_sequence_A_grandparent	0000168e		00002ec0	0*			0000168e	
Ŀ	<pre>@sequence_A_greatgrandparent@1.seq.seg</pre>	@sequence_A_parent@1333	03	equence_A_parent	:01331		Øse	equence <u>A</u> paren	t@1333
ġ-	Øsequence_A_greatgrandparentØ1.seq_seq_ var_sequence_A_parent	00001690	X	00002ecc	0000*		00001690		0000
Ŀ	@sequence_A_greatgrandparent@1. seq. seq.	Osequence_A03997	X	Osequence_A039			<u>@sequence_A@3997</u>		(Øsequenc
ġ-	@sequence_A_greatgrandparent@1.seq.seq.id	00001692	1	0000168c	- N		00001692		<u> </u>
0 -	@sequence_A_greatgrandparent@1.seq.seq.seq. var_sequence_A	00002ed4	<u> </u>	<u> </u>	00002ed2	<u> 00002ed4 </u>)	<u>00002ed6</u> (00002ed8	<u> </u>
ġ-	<pre>@sequence_A_greatgrandparent@1.seq.seq.seq.iteration</pre>	0000000	1	00000002			00000000		1 0000
F.	@sequence_A_greatgrandparent@1. seq. seq. t	@sequence_item_A@11989	<u> @sequence_item*</u>)	<u>@sequence_item*)@</u>	<u>Asequence_item_A0119*</u>	@sequence_item*)	<u>@sequence_item*)(</u>	<pre>3sequence_item*</pre>	<u> @sequence_item*@s</u>
H	TW	0							
0 -	@sequence_A_greatgrandparent@1. seq. seq. s <mark>e</mark> q. t. addr	00000bb5	1 00000479	000003f6	000006c5	00000665	00000825	00000a5f	
Q -	@sequence_A_greatgrandparent@1. seq. seq. seq. t. data	000000e5	00000746	00000849	<u>00000c6d_0c6d*</u>	000000e5	<u> 000008e5 </u> (000001a1	00000616

- Visualizer has powerful class-based debug capabilities
 - See parent child relationships, find key sequences, etc.
- Questa automatically records sequences as transactions





Raising Abstraction: Transaction-Level Debug Easy, Powerful Waveforms and Transaction Stripe View

- Transactions listed in start time order
- Powerful filter and search
- Drag and drop into waveform for detailed analysis

Stream	🕂 🔐 🔽 Table: 🛛 🔤	Level: 🔄 🔀 🗖 Expr:	⊠ regx	
ig⊢ uvm_test_top ig⊢i1_agentA	# of Parent Transactions	= 33502		
transfer sequencer	Time	Stream	name	id
ggp_seq_A1	0-1010	uvm_test_top.i1_agentA.sequencer.ggp_seq_A1	tO	32'h00000000
⊫ unver ⊫ i2 agentA	D- 0№160	uvm_test_top.i1_agentA.sequencer.ggp_seq_A1	A_seq	32'h00000006
P-i1 agentB	p - 0-1531	uvm_test_top.i1_agentA.sequencer.ggp_seq_A1	p_seq	32'h00000004
E- i2_agentB	- Time	Stream	name	id
-	0-1160	uvm_test_top.i1_agentA.sequencer.ggp_seq_A1	A_seq	32'h00000006
	► 1161-1340	uvm_test_top.i1_agentA.sequencer.ggp_seq_A1	A_seq	32'h00000008
	⊡ 1341-1520	uvm_test_top.i1_agentA.sequencer.ggp_seq_A1	A_seq	32'h0000000a
	0-2621	uvm_test_top.i1_agentA.sequencer.ggp_seq_A1	gp_seq	32'h00000002
	- Time	Stream	name	id
	0-1531	uvm_test_top.i1_agentA.sequencer.ggp_seq_A1	p_seq	32'h00000004
	- Time	Stream	name	id
	E 0-1160	uvm_test_top.i1_agentA.sequencer.ggp_seq_A1	A_seq	32'h00000006
accellera				



Testbench Debug Requiring Interactive Mode

- Just creating the testbench and need to slowly step through it?
- Something is happening at initialization that is not right?
- Need to run the simulation up to a certain point, stop and explore?
- Need to understand how dynamic events and data are being created especially the threading?







		SVT Browser: /home/redelman/mainline/questa_u	vm_pkg/use-cases/simple-sequence_/vip_a/agent/	A.sv [DEF SCOPE]		
<u>Eile E</u> dit ⊻iew <u>S</u> ource W <u>a</u> ve ³ <u>D</u> ebugge	er <u>W</u> indo	/s <u>H</u> elp				
🛛 🕈 🔻 🖈 👅 🖼 📿 🛛 🔽 🔶 🗇 Mnei	em 🗵 🗐	😂 🍷 🋊 科 [🏦 🏦 🏊 🛛 Run All 🛛 🛛 🛛				
Find:		else	Search:			
Current Scope (@sequence_A@7A 99		"GET CONFIG OK", UVM_MEDIUM)	Testbench Scope	Class Name	Suspend Time	Class ID
E-Interfaces 100		`uvm_info("SEQ_A",	D- wvm_test_top.i2_agentA.sequencer	uvm_sequencer #(clas	-	-
Terrestbench		<pre>\$stormatf("simple_int=%Ud", simple_in</pre>	th-Cardop sed A2	sequence A greatgra	0 ns	@sequence A greatgrandparent@2
P-uvm_test_top (@test@1) 102		na	A-C-aap sea A2.ap sea	sequence A grandpar	1531 ns	@sequence A grandparent@2
E-I2_agentA (@agentA@2)		$f_{\rm ext}(int, i = 0, i < 2, i = 1)$ havin	m-G→aan sea A2 an sea n sea	sequence A parent	1531 ns	@sequence A parent@4
E-driver (@driver2A@2)		bit [31:0] rdata:		sequence A	1581 ns	@sequence_A@8
E-sequencer (@uvm_sequ		hit [31:0] vdata:	Sign Carling and the second se	uvm_sequencer#(clas	-	- -
p-i1_agentA (@agentA@1) 107			A Caran seg Al	sequence A greatora	() ne	@sequence A greatgrandparent@1
Ep-driver (@driver2A@1) 108		<pre>t = new(\$sformatf("t%0d", i));</pre>	talan sea al an sea	sequence A grandnar	1531 ne	@sequence A grandparent@1
🖆-sequencer (@uvm_seqt 109		<pre>var_sequence_A = t.id;</pre>	B B ann son Al an sonn son	sequence A parent	1531 ne	@sequence_A_grandparent@1 @sequence_A_parent@3
p-i2_agentB (@agentB1@2 110			B gan cog A1 an cog A cog	sequence_A_parent	1581 nc	@sequence_A_parent@s
-driver (@driverB_1@2) 111		// Do a WRITE	ggp_seq_A1.gp_seq.A_seq	sequence_A	1001 Hs	@sequence_A@/
E-sequencer (@uvm_sequ112		start_item(t);	Te-te-uvm_test_top.iz_agentB.sequencer	uvm_sequencer #(clas	-	- Oserando - Domestante de secolo -
Fil agentB (@agentB 1@1		<pre>(!t.randomize() with {rw == U;})</pre>	M-m-ggp_sed_B2	sequence_B_greatgra	Uns	@sequence_B_greatgrandparent
		<pre>vwm_fatal(get_type_name(), "Deadanias failed for (b)")</pre>	In-Ia→ggp_seq_B2.gp_seq	sequence_B_grandpar	1531 ns	@sequence_B_grandparent1@2
115 116		Finish iten (th)	I I I I I I I I I I I I I I I I I I I	sequence_B_parent #(1531 ns	@sequence_B_parent1@4
110 117	*	udata - t data:	ggp_seq_B2.gp_seq.p_seq.B_seq	sequence_B #(class s	1581 ns	@sequence_B1@8
		waada - c. aada,	In Image and the st_top.i1_agentB.sequencer	uvm_sequencer #(clas	-	-
THE HUNCTIONS		// Do a READ from the same address	ighter ggp_seq_B1	sequence_B_greatgra	0 ns	@sequence_B_greatgrandparent1
m_uvm_field_automation 120		t.rw = 1;	💼 🗁 ggp_seq_B1.gp_seq	sequence_B_grandpar	1531 ns	@sequence_B_grandparent1@1
- Create 121		<pre>start_item(t);</pre>	💼 🗁 ggp_seq_B1.gp_seq.p_seq	sequence_B_parent #(1531 ns	@sequence_B_parent1@3
e do_record		finish_item(t);	└── ggp_seq_B1.gp_seq.p_seq.B_seq	sequence_B #(class s	1581 ns	@sequence_B1@7
et_object_type 123		rdata = t.data;				
⊢∎ get_type 124						
= get_type_name = 125		if (rdata != wdata)				
126	0.6	uvm_error(get_type_name(),				
Testbench 🗹 (Classes 🖾) Fi	SSFOR	MACE C MISMATCH & Addr=&UX. Wrote &UX. Read	Memory Leak ⊠ λ Threads ⊠ λ Class Instance ⊠ λ	_Factory 回入 Sequence E	<u>A Config</u>	

- Interactive mode has everything post-sim does plus...
- Breakpoints So you can stop the simulation in any object
- Hierarchy of currently active sequences





UVM Factory and Configuration Debug

Factory parameterized classes and any overrides all in one place



Config database – readers, writers and who set what

Name	Regex	Value	Write Count	Read Co	unt 🖓 Read Onl
- config_object	/^uvm_test_top\.i2_agentA*\$/	(class agentA_pkg::ag	1	0	0
- i1_agentA_vif	/^.*\$/	(virtual abc_if) /top/inte	1	1	0
- i1_agentB_vif	/^.*\$/	(virtual bc_if) /top/inte	1	1	0
- i2_agentA_vif	1.*\$1	(virtual abc_if) /top/inte	1	1	0
- i2_agentB_vif	1^.*\$/	(virtual abc_if) /top/inte	1	1	0
- my_int	/^uvm_test_top\.i2_agentA\.driver\$/	(int) 1	1	0	0
- my_int	/^uvm_test_top\.i2_agentA*\$/	(int) 3	1	0	0
- my_string	/^uvm_test_top\.i2_agentA\.driver\$/	(string) Hi	1	0	0
- my_test_int	/^uvm_test_top\.i2_agentA*\$/	(int) 519	1	0	0
- no_matches	/^uvm_test_top\.i2_agentA*\$/	(string) None	1	0	0
- num_sequence_A	/^uvm_test_top\.i2_agentA.*\$/	(int) 1000	1	1	0
– 🗆 recording_detail	1^.*\$/	(inf) 1	1	0	0
– 🖸 recording_detail		(reg signed[4095:0]) 1	1	73	0
– 🗆 recording_detail		(inf) 1	1	0	0
- 🗆 simple_int	/^uvm_test_top\.i2_agentA\.driver\$/	(int) 12	1	1	0
- simple_int	/^uvm_test_top\.i2_agentA*\$/	(int) 3	1	0	0
- stop_barrier	/^uvm_test_top\.i2_agentA*\$/	(string) barrier_name	1	0	0
- test_override	/^uvm_test_top\.i2_agentA\.driver\$/	(string) Only_matches	1	0	0
La test override	/^uvm_test_top\.i2_agentA*\$/	(string) Only_overrides	1	0	0

- Explore who, what and where things are set and used
- Resolve common UVM initialization issues





Visualizer: Unified Debug for Questa and Veloce Maximize performance and still have ease of use





- Same debugger for both simulation and emulation
- Unique debug for TBX flow TB from sim, DUT from emulation
- On-demand data loading for fast response with huge data





Visualizer Debug Environment

Summary

- High Performance/Capacity Debug
- Powerful Advanced Debug Features
- Assertion Debug
- Integrated Testbench
- Transaction Debug
- Full SystemVerilog, VHDL
- Mentor VIP integration
- Post-simulation use model
- O/S: Linux 32-bit, 64-bit





Agenda

- Introduction the Debug challenge
- Advanced RTL Debug Scenarios
- Debug of Complex Testbenches
- Power-aware Verification Debug
- Integrated Hardware/Software Debug
- Post-Silicon Debug Solutions





Debugging Low Power Designs

• Demonstration of example scenarios





Traditional Design and Verification Flow

- RTL design
 - Captures design intent
 - Drives functional verification
 - Drives synthesis
- Logical implementation
 - Using standard cells and macros
 - Further modified for test, ECOs, etc.
- Physical implementation
 - Place & Route completes implementation
 - Produces manufacturing data
- Power management
 - Inherently part of physical implementation
 - Not represented in earlier stages
 - Not easy to optimize or redesign at this point



Can we verify power management earlier in theoflow?



UPF-Based Design and Verification Flow

• RTL is augmented with UPF

To define power management architecture

• RTL + UPF verification

- To ensure that power architecture completely supports planned power states of design
- To ensure that design works correctly under power management

• RTL + UPF implementation

- Synthesis, test insertion, place & route, etc.
- UPF may be updated by user or tool
- NL + UPF verification
 - Power aware equivalence checking, static analysis, simulation, emulation, etc.





Example Design







Example Design With Power Intent











Questa Power Aware Simulation



- Visualization of power management structure and behavior
- Automatic detection of power management errors
- Automatic power management coverage
- Automatic test plan generation
- High performance and efficiency
- Extensive IEEE 1801 UPF support



Enables power management architecture verification with RTL and Gate-Level power aware simulation





Questa PASim Native Simulation of RTL+UPF

Just a command-line switch on normal Questa simulation


Visualizing Power Domains and Structure

See colorized domains and inserted power objects natively





PA Debug - UPF Object Visualization Explore all UPF objects from one place

- View all PA objects in variable window
- Clubbed in PA Info
- All UPF objects
 - Power Domain
 - Supply Port
 - Supply Net
 - Supply Sets
 - Logic Nets/Ports
 - Add these to wave
 - Do cone analysis
- Inserted PA Cells





Power Domains & UPF Object List

Understand all objects associated with each Power Domain

- View list of all Power
 Domains & UPF Objects
- Whole power management architecture visible
 - Primary Supplies,
 Power Management Strategies,
 Isolated/Level Shifted Ports ...
- Option to add objects to wave
- View current state/simstate
- In sync with wave window
- Filtering of objects based on current scope/type/names







Power Domains Crossings

Comprehending Power Domain Connectivity

- View connected power domains
- List of all signals flowing from one domain to other
- Any violation/check in the source to sink path
- Filter/select source-sink domains
- Filtering based on violation type
- Add signals to waveform

	🖲 Entire Design ා	Scope: Source	tbleon	⊻_si	∠Sink_tbleon				
111111	Source:	∑Sink:		📝 Туре :	N	jState:	M		
	T	0	0+-+-	01-1-	0.1		7 - C -		
	Туре	Source	State	SINK	State	E	Info		
	화 <mark>@ Power Domain</mark>	SPARC	1	SPARC	1	22	Source – Sink Power		
	- Ports	fpo	N/A	iuo	N/A	11	Redundantlevelshifte		
	Ports	holdn	×	iuo	N/A		Redundantlevelshifte		
	- Ports	ico	N/A	iuo	N/A	12	Redundantlevelshifte		
	Ports	fpo	N/A	iuo	N/A	22	Notinsertedlevelshif		
	- Ports	holdn	×	iuo	N/A	22	Notinsertedlevelshif		
	⊢⊡ Ports	ico	N/A	iuo	N/A	55	Notinsertedlevelshif		
	–□ Ports	holdn	×	iuo	N/A		Redundantisolationce		
	⊢⊡ Ports	ico	N/A	iuo	N/A	55	Redundantisolationce		
	Lo Ports	fpo	N/A	iuo	N/A		Notinsertedisolation		
	📴 Power Domain	SPARC	1	SPARC_TOPISO	1 🛦	55	Source – Sink Power		
	📴 Power Domain	SPARC_TOPISO	1	SPARC	1 7		Source – Sink Power		
	📴 Power Domain	SPARC_TOPISO	1	SPARC_TOPISO	1	53	Source – Sink Power		
	🗗 🗆 Power Domain	IU	1	SPARC_TOPISO	1	22	Source – Sink Power		
	📴 Power Domain	SPARC_TOPISO	1	FPU	1	13	Source – Sink Power		
	📴 🛛 Power Domain	SPARC_TOPISO	1	IU	1	22	Source – Sink Power		
	📴 Power Domain	FPU	1	IU	1	12	Source – Sink Power		
	📴 🖸 Power Domain	IU	1	FPU	1	22	Source – Sink Power		
	📴 Power Domain	IU	1	SPARC	1	55	Source – Sink Power		
	📴 🖸 Power Domain	PCI	1	ТОР	1	22	Source – Sink Power		
	📴 Power Domain	SPARC	1	IU	1	55	Source – Sink Power		
	🗗 🛛 Power Domain	SPARC_TOPISO	1	ТОР	1		Source – Sink Power		
	🗣 🛛 Power Domain	ТОР	1	PCI	1	12	Source – Sink Power		
	Le Dowow Downin	TOD	4	CDARC TODICO	4	5	Courses Ciak Dower		





Power Aware Dynamic Messages

Interactively Debug Errors from Automatic Checks

- View and debug all PA Dynamic Messages
- View time at which message
 - Synced with waveforms
- Add signals/domains to waveform
- Filtering based on message t

● Entire Design 🔾 .	Scope: Source tb	⊻Sink tb					∑ ☑ Recursive			
Source:	Туре:			State:			M			
Type		PD	State	Source Port	PN	State	Sink Port	5	Info	
NTSSTNC			June		10	June	John Chore		11110	
INCOMODA LIDE MISSING	1_13_011K]								
RED MORA LIPE MISSING	ING ISO CHK	nd ly	1	a latvl	nd aon	1	a latvl	5-7		
L 203 ns	.110_100_0111	pu_iv	I	q_rucvi	pu_uon	1	q_fucvi			
- 363 ns										
- 483 ns										
- 603 ns										
- 0 803 ns										
L L 1003 ns										
D-D MSPA_UPF_PG_CHK					-					
D- MSPA_RET_OFF_PSC)				-					
D- MSPA_ISO_DIS_PG					-					
D MSPA_ISO_ON_ACT					-					
₽ O MSPA_ISO_CLAMP_C	СНК				-					
€ MSPA_RET_PD_OFF					-					
D MSPA_ISO_EN_PSO					-					
📴 🛛 MSPA_UPF_ILLEGAL	STATE_REACHED				-					
➡ O MSPA_ISO_PORT_TO	DGGLE				-					



HDL Annotation

View all UPF added information in your HDL Source Context

- HDL signal coloring
 - Isolation(Blue)
 - Level Shifter(Blue)
 - Buffer(Blue)
 - Corruption(red)
- Hovering information
 - Level Shifter
 - Isolation
 - Buffer
 - Corruption

ile Edit Yiew Source Maye Ac	ctions	s glindows Help	
+ T + T I I I I I I I I I I I I I I I I		🛔 + + 🔲 🗧 🖸 🕞 Mines 🛛 🕴 AnyEdog 🌗 0 👘	
nterleaver_tester.dut.ac0	1	1 213, 200 File	a la setta
interleaver tester (inter	1	Dapat (Ck. 1913, dk_rdg, M_JW).	- Curra
Lo can fife :(fife)		imput [1:0] memord.	Dona.in >
All-fut -(et] two fact)	×.,	Suppl nc_Assw. nc_restors,	
La adde 100 TG1 -(anna and		n/pvt ac_pvt_ack.	Type
a side 185 16 classs la d		avgut seg da_egr,	BO Powr
A rab 105 NA Jares and		ovput seg [34] cob. web.	B-D Fow
-9 000_075_150 :00504_560		eviput exp (2)(2) where	Le0
		// mana according addr + Level Shifter.Isolation	209
-9 01_8020_0VF_LS 108584_		terretariar all + D'ella	80.9
	14	parameter 11 + D/E)	8014
a in state leaver_rest.	15	parameter #2 + E+E)	801/
-0 11 :(#sync_bridgeras	16	parameter #1 + 640)	905
-0 m1 :(Sram_155X16TRST.		permeter 64 + 0-042	80.1
-0 M2 :(\$PAM_255X16PAST)	10	parameter #5 + E+E)	807
-0 m3 :(sram_256x16test)	19	parameter d6 = k'dfj	5%A
-0 e4 :(srae_156x16_fast.		permeter 67 × 6-01	
<pre>seacc:(ses_ctrl_fast)</pre>	10.	persenter de « L'do)	
HO CIK_UPF_LS :(#Spa_1s)		permitter fill + Drills	60 Pm
-9 00_rdy_UPF_US :Cespa	12	res (1:d) present store, next states	PO FOR
H0 BC_restore_UPF_LS : (1	18	ed nut humbhana ambana	60 S45
-0 mc_save_UPF_LS :(msp)	26	// model per_ack champed post bi synthesia	e 0 345
-o memori_UPF_LS :(mopa,	21	hdi mjerjek, mjerin	B-G POW.
40 rstn_UPF_LS :(#spa_1:	10		
-0 q2_slice(0].pol :(Rw0_)	3	// PEK state register	
-0 q3_s1ict[0].po4 :(RH0_0	н.	slæge #(posedps clk or tepelps retn)	
-0.04_slice(0].po5 :(RH0_0	Ľ.	uf (seta ++ 196) begüa	
-Odi_data_slice[1].pi_12	10	preset_states ++ mi	
-0 02_slice[1].poi :0840_0	ШС.		
-0 q8_s1ice(1].po4 :(RA0_)	10	silee begin	
-0 q4_slice[1].po5 :(RAD_)	я.	present state (* next state)	
-0 d1_data_s11ce[2].p1_12	12	addr == (present_state == 42) 2 (mode = 192) 1 addr = // address pointer	
-0 do_acpt_UPF_ISO :(mspa,	8	ed	
-9 do_acpt_UPF_LS : (mspa_1	10		
-9 do_data_UPF_LS :(mspa_1	н.	// POH best state & output logic	
-0 do_rdy_UPF_LS :(mspa_1:	4	slongs 4(*) begin	
-0 p10 :(FAD_IN)	<u>e</u>	do_arge + 1/bly	
-0 of1 :(PAD IN)	12	(ce. we) · Prinning	
-0 si2 :(PAD_IN)		the of the set	
- 0 oft (PAD IN)	1.	sent state = fl.	
-0 of4 :(PAD IN)	0	1.00	
ents (PAD TN)		seat_state + bby	
0 +16 -(245 TN)	0	fir begin	
0.417 (245.25)	я.	nest_state + f21	1.1
and data and	1 14	ed	1775 R. K.L.
	12	th bein	UPPLY BASE
utput reg[7:0] addr at line 10	o of ,	/home/dprasad/example_one/WTL/mem_ctrl.v	nen_ctr1.v
💁 👝 📕 2 🖉 ind 122 /	hone/	\$reade	0
3 4 Visualize	r Debu	open DI	



Visualizing Power Domain Behavior in waveform Special patterns for corruption and isolation







Questa PASim Automatic Checks

Automatically detect Power Management Errors

Power Architecture Checks:

Isolation cells

- Isolation cells are inserted where required by power state definitions
- Isolation cells correctly handle dynamic signal behavior

Level shifters

- Level shifters are inserted where required by power state definitions
- Level shifters shift in correct direction
- Level shifters correctly handle dynamic signal behavior

Power Control Sequence Checks:

- Clock is disabled during power down
- Isolation is enabled during power down
- Inputs do not toggle during power down
- Retention/Isolation power is on and stable during power down
- Retention registers are saved before power down
- Latch enable is correctly set when retention occurs
- Primary power is on and stable during power up
- Non-retention registers are reset at power up
- Power control signals do not glitch C



Visualize Power States and Transitions

Step through states interactively



CONFERENCE AND EXHIBITION



Automatic Power State Coverage

Coverage Information Created Directly from UPF Power States



PA Testplan Generation

Automatic Flow for Low Power Coverage Closure

- Vopt automatically generates QuestaPowerAwareTestplan.ucdb
- Includes both power states and dynamic tool generated PA assertions
- Coverage data stored in UCDB can be merged with testplan UCDB
- Uses Excel add-in to generate XML testplan from UCDB

0	X 🖌	17-	[≝ - -										Links to eac	ch PA			
on T no	File	н	ome Ins	ert Pa <u>c</u>	ge Layout	Formula	s Data	Review	View	Questa			coverage i	tem		Veigl	H #C(
in			Insert Secti	on 🔺	Section Up	• III I	nsert Column	🛛 📆 Add Ta	ab						100	1	1
in	4		Incart Cub	Cartion =	Cortian Da	JP -	Dalata Caluma		n k						100	1	
P	Oue	ta	Insen Sub-	Section •	Section Do	wn 3° i	Delete Column	E Add Li	пк						100	1	4
sł	VM		Delete Sect	tion				🕴 Forma	t Testplan		_				100	1	4
Is						1					-	tester/interleaver1/QSPA_ISO_E	N_PSO_5	Assertion	100	1	4
<u> </u>		Create 1	estplan		•	New						tester/interleaver1/QSPA_ISO_E	N_PSO_4	•	40.0		<u> </u>
IS		C	- Data								-	tester/interleaver1/QSPA_ISU_L		Assertion	100		4
		Coverag	e Data			From les	tplan UCDB	<u> </u>				tester/interleaver/i/QSPA_ISU_L	15_FG_4	Acception	100		+
		Manage	UCDB Links	s		L		G	н		J.	testerinterleaveningonA_SUPP		Assertion	100		1
Li		-					T	CDD			-	testerniterieaveningor A_SOFF			100	1	+
1 15		Validate Testplan Save/Export Testplan Questa Testpl		DB				tester/interleauer1/shift_mem/ra	HAR LIPE ISOUGSPA ISO ELL	Assertion	100		1				
2 5 -								tester/interleaver1/shift_mem/ra	tdr. UPE ISO/QSPA ISO CL	Assertion	100		1				
3 Is				plan Tracking) Excel			tester/interleaver1/shift_mem/ra	ddr UPF ISO/QSPA ISO ON	Assertion	100	1	i –				
Vi		Help					Addin Dress 51 fee	add in bala							100	1	it -
I Is –							Pless F1 101	auu-in neip.				tester/interleaver1/shift_mem/wa	iddr_UPF_ISO/QSPA_ISO_FU	Assertion	100	1	1
2 Is		Questa	Testplan Edi	itor Setting	s							tester/interleaver1/shift_mem/wa	ddr_UPF_ISO/QSPA_ISO_CL	Assertion	100	1	1
3 Is	6											tester/interleaver1/shift_mem/wa	ddr_UPF_ISO/QSPA_ISO_O	Assertion	100	1	1
- Hi	0														100	1	1
l Is	7											tester/interleaver1/dout_UPF_IS	O/QSPA_ISO_FUNC_CHK	Assertion	100	1	1
2 <u>Is</u>	8											tester/interleaver1/dout_UPF_IS	O/QSPA_ISO_CLAMP_CHK	Assertion	100	1	1
<u>3 Is</u> –									_			tester/interleaver1/dout_UPF_IS	O/QSPA_ISO_ON_ACT	Assertion	100	1	4
st	9														100	1	4
B	10										-	tester/interleaverl/shift_mem/sr	am_perif/pa_ret_checks_vec_	Assertion	100	1	4
												testerrinterleaverlishit_mem/sr	am_peril/pa_ret_checks_vec_	Assertion	100		4
R	11										Linterle aver	testerrinterieaven/QSPA_SUPF		Assertion	100		1
CIIC	10										Innterleaver	testerrinterieaverir@SPA_SUPP					
					1	7							CC	ONFERENC	EAND	EXH	BIT

Low Power Coverage Closure Report

- Tracks power related coverage data
 - Links PA testplan items with PA coverage items in ucdb

	_ Llsod standa		n tor	Track covera	ore of PA	tnla	n	
	USCU Stanua	Track coverage of PA				lpia		
		State and Transition		enable assert	ion passes			
Verification	Management Tracker 💳				•			
▼ Sec#	Testplan Section / Coverage Link		Type	Coverag	e graph Goal 9	% of Goal	Weight	Unlinked
0	🖃 🎪 testplan		testpla	an /%	-	100%	1	No
1	🔄 🏒 interleaver tester		testpla	an .37%	1%	100%	100	No
1.1	interleaver1		testpla	an 63.37%	1%	100%	100	No
1.1.1	🚊 🔆 PD_shiftmem		testpla	an 61.11%	1%	100%	100	No
1.1.1.1	🖃 🔆 shft_iso		testpla	an 72.22%	1%	100%	100	No
1.1.1.2	🖃 🔆 shft_ret		testpla	an 50%	1%	100%	100	No
1.1.1.2.1	😑 🔆 Retention Supply Chec		testpla	50%	1%	100%	100	No
	/interleaver_tester	a_upf_ret_supply_check_1/mspa_supply_chk_1	assert	100%	100%	100%	1	No
	/interleaver_ter /interleaver1/p	a_upf_ret_supply_check_1/mspa_supply_chk_2	assert	0%	100%	0%	1	No
1.1.2	🕀 🔆 PD_ram		testpla	an 66.66%	1%	100%	100	No
1.1.3	📮 🔆 PD_intl		testpla	an 57.5%	1%	100%	100	No
1.1.3.1	🖃 🙀 Power States 🖉		testpla	an 72.5%	1%	100%	100	No
1.1.3.1.1	🖃 🔆 States		testpla	an 100%	1%	100%	100	No
	/interleaver_tester/interleaver1/p	a_coverageinfo/PD_intl/PD_intl_STATE_COVERAGE/intl_of	f coverp	point 100%	100%	100%	1	No
	/interleaver_tester/interleaver1/p	a_coverageinfo/PD_intl/PD_intl_STATE_COVERAGE/intl_pa	arton coverp	point 100%	100%	100%	1	No
	/interleaver_tester/interleaver1/p	a_coverageinfo/PD_intl/PD_intl_STATE_COVERAGE/intl_st	andby coverp	point 100%	100%	100%	1	No
	/interleaver_tester/interleaver1/p	a_coverageinfo/PD_intl/PD_intl_STATE_COVERAGE/intl_on	n coverp	point 100%	100%	100%	1	No
1.1.3.1.2	- 🔀 Transitions		testpla	an 45%	1%	100%	100	No
	/interleaver_tester/interleaver1/p	a_coverageinfo/PD_intl/PD_intl_TRANS_COVERAGE/PD_int	tl_TRA coverp	point 45%	100%	45%	1	No
1.1.3.2	🖃 🔆 Missing Level Shifter Check		testpla	an 0%	1%	0%	100	No
	/interleaver_tester/interleaver1/pa_r	nissing_is_cneck_5/mspa_upt_missing_is_chk	assert	0%	100%	0%	1	NO
1.1.3.3	🖃 🚧 Missing Isolation Check	vision in these frames and minimized in the	testpla	an 100%	1%	100%	100	NO
	/interleaver_tester/interleaver1/pa_r	nissing_iso_cneck_6/mspa_upt_missing_iso_chk	assert	100%	100%	100%	1	NO
	interleaver tester/interleaver1/pa r	missing iso check //mspa upt missing iso chk	assert	100%	100%	100%	1	NO



PA Debug – Supply Network Debug

Visualizer Explore the Supply Network

- Explore the power connectivity and power intent of the design (Visualize UPF)
 - Power Domains, Switches, PA Strategies, Supply Ports/Nets, Logic Ports/Nets ...
 - View state & voltage values of UPF supplies
 - View simstate of power domain
- Debug supply network created in UPF
 - Do cone analysis (and time cone) on any UPF objects
 - Trace back and forth on UPF supplies, trace UPF to HDL connections



Summary

- The UPF is the leading industry standard defines Power Management Architecture independent from RTL and physical design
- Debugging a Low Power/UPF enabled design requires visualization, exploration, checking and coverage tightly integrated with the HDL/gates
- Mentor provides the most comprehensive native low power debugging environment for UPF





Agenda

- Introduction the Debug challenge
- Advanced RTL Debug Scenarios
- Debug of Complex Testbenches
- Power-aware Verification Debug
- Integrated Hardware/Software Debug
- Post-Silicon Debug Solutions





Veloce2 for Full-Chip Verification and Validation Boot OS, Drivers Validation

- Co-Emulation for UVM/SystemC testbench Acceleration
- OS and device drivers run on RTL or ISS processor models
- VirtuaLAB and physical peripherals exercise interfaces
- Golden Model for silicon bring-up and validation



Veloce OS3 Fusion ICE and Virtual Within One Solution



Versatile and Easy to Use Verification and Validation Solution





Advanced Methodologies – UVM/ SV





- Advanced methodologies enable verification productivity
 - Faster to develop reusable application level testbenches
 - Reuse from block to system
 level and across the
 teams/projects
 - Single testbench for simulation and emulation



Unified Debug for Questa and Veloce

Maximize performance and still have ease of use



- Full signal visibility in the hardware offers fast TAT
- Same debugger for the whole simulation and emulation environment
- On-demand data loading for fast response with huge data





On the Fly Waveform Streaming For Fast Bug Identification

- Waveform generation of key signals/ interfaces for entire emulation run to identify problem area
- Monitor key interfaces for long emulation runs ullet
- Find the failure time point very quickly with fewer signal \bullet



Veloce Advanced Debug for ICE







Replay Dynamic ICE Environment Real-Time TBX



- Run emulation with ICE target connected
- Captures IO activity (stimulus) of the target on disk



- Replay the captured stimulus
 - ICE Targets not needed
 - Repeatable behavior
- Use TBX capabilities
 - Assertion and coverage
 - Monitors and \$display
 - Interval replay for productive debug

Reproduce non deterministic Scenarios Power Analysis with ICE environment





Goals of New HW Debug Paradigm

- Full signal visibility built on hardware accelerates turn around time
- Augmented ICE debug combining transactor with ICE
- Homogeneous debug solution from simulation to emulation





Verification Demands New SW Debug Methods

- JTAG reasonably productive at 1 GHz
- Painfully slow at simulation and emulation speeds





Veloce New Software Debug Solutions

- Virtual Probes
 - Traditional interactive debug using JTAG transactors
 - No physical JTAG probe needed all virtual
 - Full software debug capabilities
- Codelink
 - Off-line post emulation debug
 - Enables efficient sharing of emulation resource
 - Full software debug capabilities
- Warpcore
 - Integrates Virtual Machine with Veloce
 - Enables 100 MIPS+ performance of software execution
 - Full software debug capabilities







Every Design is Now Multi-Core



- Multiple Embedded Cores
- Heterogeneous Protocols
- Complex Interconnect
- Embedded Software





Codelink Non-Intrusive Multi-Core Support







Full Support of Classic SW Debug

Views

Register View

CONFERENCE AND EXHIBITION

Source & Assembly View

Codelink CPU Registers - Default = Codelink CPU Source Code - Default = * 🗗 🗙 arm926rtl (Read-only) 🖑 🔳 🕨 😼 🖓 🖬 2 එ 📑 者 🕻 ▼ Name State Description Value Replay RTL 578,000.0 ns 443 🗶 PC. 0x00000084 Program counter SP 0x00030000 Stack pointer Ln# LR 0x00000260 Link register 111 end address = SRAM ADDRESS + num tests; FP 0x00000260 Frame register 112 RÜ 0x20001000 General register 0 113 printf(" Testing byte accesses \n"); 114 printf(" Start address: %08x End Address: %08x \n", start_address, end_address); R1 General register 1 0x40000000 115 R2 0x20001000 General register 2 for (i=start address; i<end address; i+=sizeof(char)) {</pre> 116 R3 0x00000002 General register 3 117 * (unsigned char *) i = (char) i; 118 if ((char) i != * (unsigned char *) i) R4 0x00000000 General register 4 119 error count ++; R5 General register 5 Variable View 120 R6 0xxxxxxxxx General register 6 121 в7 0xxxxxxxxx General register 7 printf(" Errors = %d \n", error count); 122 123 Codelink Variables - Default = * 🛃 🗙 printf(" \n"); er 8. 124 3r 9 **Memory View** Type Value (Read-only) 125 start address = SRAM ADDRESS; Name er 10 126 end_address = SRAM_ADDRESS + num_tests; - L LOCALS 127 * ***** X 128 Testing short accesses \n"); printf(" i unsigned int 1073741824 129 Start address: %08x End Address: %08x printf(" Address +0 +4 +8 +C ASCI ∔ .. ptr . unsigned int * 0x20001000 130 0x00000000 E3A00111 E5913000 E3A0C064 E580C0000....d.... 131 for (i=start address; i<end address; i+=sizeof(sh</pre> 0x00000000 E5913000 E5902000 E5913000 E5902000 ..0...... * (unsigned short *) i = (short) i; 132 133 if ((short) i != * (unsigned short *) i) 0x000000E0 E12FFF1E E92D41F0 E1A06000 E3A05000 ./...-A...`...P. 134 error count ++; 135 0x00000100 E28F0F61 EBFFFFD7 E1A02008 E1A01007 ...a..... 136 Add Variable 137 printf(" Errors = %d \n", error count); 0x00000110 E28F0E19 EBFFFFD3 E1A04007 EA000006@.... 138 printf(" \n"); 0x00000120 E5C44000 E20400FF E5D41000 E1500001 ...@......P... 139 0x00000130 0A000000 E2855001 E2844001 E1540008P...@..T.. 140 start address = SRAM ADDRESS; 141 end address = SRAM ADDRESS + num tests; 0x00000140 BAFFFFF6 E1A01005 E28F0F61 EBFFFFC5a.... 142 0x00000150 E28F0F53 EBFFFFC3 E3A07802 E2868802S......x.... 143 printf(" Testing long accesses \n"); 0x00000160 E28F0D06 EBFFFFBF E1A02008 E1A01007 144 Start address: %08x End Address: %08x \n", start address, end address); printf(" 145 146 for (i=start_address; i<end_address; i+=sizeof(long)) {</pre> 0x00000180 E1C440B0 E1D400B0 E1A01804 E1A01841 ..@.....A 147 * (unsigned long *) i = (long) i; if ((long) i != * (unsigned long *) i) 0x00000190 E1500001 0A000000 E2855001 E2844002 .P......P...@. 148 0x000001A0 E1540008 BAFFFF5 E1A01005 E28F0E12 .T..... 149 e ++: 150 151 0x000001C0 E2868802 E28F0F4E EBFFFFA6 E1A02008N. maintf/0 Press - ad in array accest 0x000001D0 E1A01007 E28F00CC EBFFFFA2 E1A04007@. 0x000001E0 EA000005 E5844000 E5940000 E1500004@.....P.. Disassembly reset_vectors.s init.s rtstand.s < > main.c 15 + 0x000000c0 < > ATION'



Synchronized Hardware and Software Views







New Paradigm: Post-Run Software Debug







20

DESIGN AND

WarpCore: Veloce Hybrid Emulation



- Moves CPU/memory subsystem from the emulator into a virtual machine
- Speeds up execution by 50X and more





Real World Results



Linux Boot Performance

Often, the interesting things happen after the OS boot





Goals of New SW Debug Paradigm

- Non intrusive multi-core debug
- Process-level multi-core debug
- Backup rather than rerun from time zero
- Add "printf" without recompile and rerun
- Virtual machine for fast OS boot





Agenda

- Introduction the Debug challenge
- Advanced RTL Debug Scenarios
- Debug of Complex Testbenches
- Power-aware Verification Debug
- Integrated Hardware/Software Debug
- Post-Silicon Debug Solutions





Goals of Post-Silicon Validation/Debug

- From the time silicon comes back:
 - Find <u>all</u> bugs quickly (validation)
 - Root-cause all bugs quickly (debug)
- Just make it easy

Debug & Validation Bug Characterization for Selected Products





Evolution of SOC Design

Unplanned Respins => Missed Revenue!



Wilson Research Group and Mentor Graphics, 2012 Functional Verification Study, Used with permission




Post-Silicon Back-End Effort Growing



- Post-silicon continues to require growing amount of total effort
- Data shows problem getting worse





SOC Validation Space Challenge



What does all this add up to?



We're forced to debug post-silicon!



Observability Versus Frequency

Simulation through ASIC Silicon



Post-Silicon System-Level Validation/Debug

High-Level Feature Summary Flyover

Feature(s)	Comments
Program Flow Trace	 ARM: Coresight ETM PC trace AMD: BTHB Intel: Processor Trace
HW History Buffers	Small trace buffers in HW: THBs, EHB, LBR buffers, LTSSM buffers
Scandump ₁	 ATPG scanchains configured as single-chain, TDI to TDO Debug of hardlocks and more "bread and butter" feature for many companies Destructive in nature Analogous to "read-back" on FPGAs
Performance Monitor & Error Observe	Observe on pin, trigger ext. instruments, selective program flow trace
HW Flow Control	Breakpoint/single-step resume
HW Assertions	Active in parallel, no programming required
Bug Replay (Si=>tester, sim.)	Really both legacy and emerging Expensive and custom per company

Where do you turn for more difficult SOC interaction bugs?





1. Array and main memory dump applies in addition here too.

The Solution: On-Chip Logic Analyzer

- On-chip IP and software
- Software tools for:
 - Instrumenting design
 - Run-Time Programming
 - Signal observe & triggering
 - Trace dump/waveform view
- For use on FPGAs and ASICs
- Why?
 - Faster bug root-cause
 - Shorter time-to-market





Architected for Post Silicon Debug



Capture Station







Certus User Flow



SYSTEMS INITIATIVE

Instrumented Signal Selection

Certus Implementor: /home/shaynal/streaming/siice3/certus1.ipj

<u>File View Help</u>						
Design:		📀 Project 🛛 😨 Signals 🔹 🚱 Infrastructu	re 🛛 🕜 Insert			
🖻 🔊 (siice)	473					
bufg_inst (BUFG)	0	* req		😪 sig 🔳 in 🔳 out 🔳 inout	🔳 mem 🔳 ff 🔳 state 🔳 enun	OptiScore 🔍 📥
FCLK (IBUFGDS)	0	[=] si/kbd/RX_ShiftReg[7:0]		signal	flip-flop	***
mmi64_m_upstrea4_m_upstreamin)	0	[/] si/core/u_mw8080/u_8080/u0/Regs/Reg	sCL[7] [7:0]	signal	flip-flop	***
	67303 (1041)	[/] si/core/u_mw8080/u_8080/u0/Regs/Reg	JSCL[6] [7:0]	signal	flip-flop	***
U PROFPGA CTRL (profpga ctrl)	0	[✓] si/core/u_mw8080/u_8080/u0/Regs/Reg	sCL[5] [7:0]	signal	flip-flop	***
UCLK (IBUFGDS)	0	[✓] si/core/u_mw8080/u_8080/u0/Regs/Reg]sCL[4] [7:0]	signal	flip-flop	***
upstream_data_gedata_generator)	0	[✓] si/core/u_mw8080/u_8080/u0/Regs/Reg	sCL[3] [7:0]	signal	flip-flop	***
VCLK (IBUFGDS)	0	[✓] si/core/u_mw8080/u_8080/u0/Regs/Reg]sCL[2] [7:0]	signal	flip-flop	***
		[✓] si/core/u_mw8080/u_8080/u0/Regs/Reg	sCL[1] [7:0]	signal	flip-flop	***
		[✓] si/core/u_mw8080/u_8080/u0/Regs/Reg]sCL[0] [7:0]	signal	flip-flop	***
		[=] si/core/u_mw8080/u_8080/u0/RegAddr	C[2:0]	signal	flip-flop	***
		[✓] si/core/u_mw8080/u_8080/u0/RegAddr	B_r [2:0]	signal	flip-flop	***
		[✓] si/core/u_mw8080/u_8080/u0/RegAddr	A_r [2:0]	signal	flip-flop	***
		[✓] si/core/u_mw8080/u_8080/u0/Read_To	Reg_r [4:0]	signal	flip-flop	***
		[=] si/core/u_mw8080/u_8080/u0/DI_Reg	7:0]	signal		***
		[=] si/core/u_mw8080/u_8080/DI_Reg[7:0]]	signal	flip-flop	***
		[✓] si/core/u_mw8080/u_8080/u0/Regs/Reg]sBH[0] [7:0]	signal	flip-flop	**
		[√] si/core/u_mw8080/u_8080/u0/Regs/Reg]sAL[7] [7:0]	signal	flip-flop	**
		[✓] si/core/u_mw8080/u_8080/u0/Regs/Reg]sAL[6] [7:0]	signal	flip-flop	**
		[✓] si/core/u_mw8080/u_8080/u0/Regs/Reg	sAL[5] [7:0]	signal	flip-flop	**
Groups:		[√] si/core/u_mw8080/u_8080/u0/Regs/Reg	JSAL[4] [7:0]	signal	flip-flop	**
		[✓] si/core/u_mw8080/u_8080/u0/Regs/Reg]sAL[3] [7:0]	signal	flip-flop	**
		[√] si/core/u_mw8080/u_8080/u0/Regs/Reg	sAL[2] [7:0]	signal	flip-flop	**
		[✓] si/core/u_mw8080/u_8080/u0/Regs/Reg	JSAL[1] [7:0]	signal	flip-flop	**
		[/] si/core/u_mw8080/u_8080/u0/Regs/Reg	gsAL[0] [7:0]	signal	flip-flop	** 🔽
Infrastructure:		Equivalent Signals:	hdl/ps2kbd.	vhd	RX_ShiftReg[0]
⊡ Summary			ar entree eeu	TE TET OF POLYDA ID		
- Signals Selected:	1041			signal PS2_Sample	: std_logic;	
	1766			signal PS2_Data_s	: std_logic;	
Signals Available:	67776 6.6k					
BAM Cost:	32.8k			signal RX_Bit_Cnt	: unsigned(3 downto 0);	downton (1) -
⊕ Routers				signal DV ChiftDeg	. anargineu(2	Tto Oli
⊡ Stations		Bimport		🕂 Salast 🛛 🐸 Dasala	et	A Marity
⊕. Obs Networks		ap import				Verity
INFO - Elaborating (phase 5).						<u> </u>
INFO - Kunning Optikank						

INFO - OptiRank done

INFO - Adding clock 'FPGACLK' with source 'fpgaclk'.

INFO - Setting working directory to /home/shaynal/streaming/siice3/certus_work

All (76) Error (0) Warning (5) Info (71)





*

_ 0 ×

Infrastructure

		Certus Implementor	r: /home/shaynal/strea	ming/siice3/certus1.ipj	_ = ×
<u>File View H</u> elp					
Design:		📀 Project 🛛 📀 Signals	Infrastructure	nsert	
🖻 🔬 (siice)	473				
bufg_inst (BUFG)	0	Clock name:	Clock source:	Selected Signals	Station
mmi64 m unstrea 4 m unstreamif)	0	····· FPGACLK	трдасік	si/Autten Cein	FPGACLK_STN
profpga_clocksyncrofpga_clocksync)	0			si/Button_Coin	FPGACLK_STN
	67303 (1041)			si/Button_F	FPGACLK_STN
U_PROFPGA_CTRL (profpga_ctrl)	0	I		si/Button_L	FPGACLK_STN
UCLK (IBUFGDS)	0	🕂 Add 🛛 🗟 Import	a Discover	si/Button_P1	FPGACLK_STN
upstream_data_gedata_generator)	0			si/Button_P2	FPGACLK_STN
VCLK (IBUFGDS)	0	Infrastructure:		si/Button_R	FPGACLK_STN
		- [-] Kouter:	EPGACLK	si/soro/DE[15:0]	FPGACLK_STN
		ITAG interface	xilinx 7 tap	si/core/EA[2:0]	FPGACLK_STN
		interrupt type	internal	si/core/EA[2:0]	FPGACLK_STN
		[-] Station:	FPGACLK_STN	si/core/GDB0[0:3]	FPGACLK_STN
		clock	FPGACLK	si/core/GDB2[2]	EPGACLK_STN
		depth	64 512	si/core/GDB2[2]	EPCACLK_STN
		I-1 Network:	FPGACLK STN	si/core/GDB2[0.4]	FPGACLK_STN
		clock	FPGACLK	si/core/Bob[7.0]	EDCACLK_STN
		width	64	si/core/F01CW [0:2]	FPGACLK_STN
		pipeline stages	3	si/core/Sample	EDCACLK_STN
		observables	(1041)	si/core/u mw8080/ClkEnCnt[2:0]	EPGACLK_STN
				si/core/u_mw8080/CitEffent[2:0]	EDCACLK_STN
Groups:				si/core/u_mw8080/CntE5[3:0]	EPGACLK_STN
				si/core/u_mw8080/CntE7[4]	
				si/core/u_mw8080/DBip	
				si/core/u_mw8080/bbin	EPGACLK_STN
				si/core/u_mw8080/Hold_n	EPGACLK_STN
Infrastructure:				si/core/u_mw8080/Int	
i ⊆ Summary				si/core/u_mw8080/IntTrig	
- Signals Selected:	1041			si/core/u_mw8080/IntTrigOld	
Equivalent Signals Selected:	1766			si/core/u_mw8080/ISel [1:0]	
Signals Available:	6///6 6.6k			si/core/u_mw8080/iscl_10	
BAM Cost:	32.8k			si/core/u_mw8080/BB [9:0]	
⊕ Routers				si/coro/u_mw9090/Shift[7:0]	
⊕ Stations ⊕ Obs Networks		👍 Add 🔸 🏂 Auto-Cont	fig	Auto-Assign	Verify
 INFO - Running OptiRank INFO - OptiRank done INFO - Addise cleak / ECACLY / with source (F 					<u></u>

INFO - Adding clock 'FPGACLK' with source 'fpgaclk'.
 INFO - Setting working directory to /home/shaynal/streaming/siice3/certus_work

INFO - Signal selection is valid.

All (77) Error (0) Warning (5) Info (72)





*

Signal Selection

	Certus Analy	zer: /export/shaynal/icedemo485new/test2.apj	(on hitlab4)	_ = ×
le <u>V</u> iew <u>H</u> elp				
esign:		Project @ Signals @ Trigger @ Stations	2 Configure	
(slice)	44			
⊞ si (invaders_ps2)	1721 (59)	Rhuo		Station
		buttons[6:3]	signal	(slice) FPGACLK_STN
		fngaclk	signal	(slice) FPGACLK_STN
		Groop	signal	(slice) FPGACLK_STN
		hsync	signal	(slice) FPGACLK_STN
			signal	(slice) FPGACLK_STN
		LED[15:8]	signal	(slice) FPGACLK_STN
		nivel	signal	(slice) FPGACLK_STN
		Bed	signal	(slice) FPGACLK_STN
		Sel KB	signal	(slice) FPGACEK_STN
		VSVDC	signal	(slice) FPGACLK_STN
		si/AD[15:0]	signal	(slice) FPGACLK_STN
		si/Ruttons[5:0]	signal	(slice) FPGACLK_STN
		si/Buttons n[5:0]	signal	(slice) FPGACLK_STN
		si/CSupe	signal	(slice) FPGACLK_STN
		si/CSync	signal	(SIICE) FPGACLK_STN
			signal	(SIICE) FPGACLK_STN
			signal	(SIICE) FPGACLK_STN
			signal	(slice) FPGACLK_STN
			signal	(SIICE) FPGACLK_STN
		SI/Pixel	signal	(slice) FPGACLK_STN
		si/Press	signal	(slice) FPGACLK_STN
		si/PS2_Data_s	signal	(siice) FPGACLK_STN
		si/PS2_Sample	signal	(siice) FPGACLK_STN
		si/RAB[12:0]	signal	(siice) FPGACLK_STN
	T A A	si/RDB [7:0]	signal	(siice) FPGACLK_STN
fig0 siice ● FPGACLK_STN	64 (59)	Equivalent Signals:		
		🖶 Sele	ect Deselect	🖋 Verify
 INFO - Hardware(enum, part=0): loop = 0 INFO - Exact match for part 0. INFO - Loading project data INFO - Signal database complete All (23) Error (0) Warning (1) Info (2) 	2)			
llera)				DESIGN AND VE

EUROF

Set the Trigger Condition

	Certus Analyz	zer: /export/shaynal/icedemo485new/test2.apj (on hitlab4)	_ = ×
File View Help Design: □ (slice) □ ∪CLK (IBUFGDS) □ □ ··· UCLK (IBUFGDS) □ □ ··· core (invaders_ps2) □ □ ··· core (invaders) □	44 1 133 (3) 1490 (56) 25	Project Signals Trigger Stations Configure Trigger Station: (siice) FPGACLK_STN Image: Station Stat	Radix: C Bin C Hex
— u_RAM (siram) — u_ROM (sirom) — u_vga (video_display_vga_bb)	31 22 10	State 0 Add: < All Signals > If si/core/u_mw8080/u_8080/u0/PC[15:0] is True for 1 clock cycles then trigger	<u>+</u> ×
		State 1 Add: All Signals >	₩
Configuration: config0 config0 ⊡ siice □ ● FPGACLK_STN	S4 (59)		
NEO - Exact match for part 0			Verify
 INFO - Loading project data INFO - Signal database complete INFO - 59 Signals Selected All (24) Error (0) Warning (1) Info ((23)		
			DESIGN AND VER

CONFERENCE AND EXHIBITION

Run Content

<u>File View H</u> elp	17	0.10				
Design: ⊟- (siice) ⊡- UCLK (IBUFGDS) ⊡- si (invaders_ps2) ⊕- core (invaders)	44 1 133 (3) 1490 (56)	Project Sig Waveform Viewer	nals 🖉 Trigger 🧭 Stations 🛛 🥹 C	ionfigure		
kbd (ps2kbd)	35					<u></u>
u_vga (video_display_vga_bb)	22 10	Station Status	Configure	Run Hall	t	
		Part	Station		Status	
		0 - xc7vx485t	(siice) FPGACLK_STN	20.00 MHz 9.0E+07 b/s	0.0% 1.2E+09 bits	ready 13.2:1 compression
Configurations config0						
config0						
E-siice	64 (59)					
					🔜 Wri	te VCD 🔎 View Data
 INFO - CIKA **** INFO - INFO - Capture results available 						i i i i i i i i i i i i i i i i i i i
All (77) Error (0) Warning (1) Info (7)	6)					
						C

15 ICATION'

SYSTEMS INITIATIVE

Post-Silicon Waveform Viewing is Key

X.		GTKWave - /export/shaynal/icedemo485new/certus_work/config0.vcd (on hitlab4)	
File Edit Search Time M	Markers View Help		
	♦ ▲ ▲ Erom:0 coc	Marker - L Cursor 221100 as	
7 <u>s</u> st	Signals	Waves 100 us 200 us	300 us
🗄 🚠 siice	(siice) FPGACLK_STN		300 43
	siice.(siice)_certus_module_dc_station_FPGACLK_STN		
	siice.si.core.u_mw8080.u_8080.u0.IR[7:0]	+ C9 3A CD + CD + + + + H0 C9 22 + CD + + 3A C9 + + C0 + + + C9 CD + + + + + + C9 CD + + + C5 + + + + C1 C9 + C5 + + + +	
	siice.si.core.u_nw8080.u_8080.u0.Regs.RegsAH[0][7:0]	7E 00 10 03 02 01 00 10	00 0F
	siice.si.core.u_mw8080.u_8080.u0.Regs.RegsAH[1][7:0]	21 10	
	siice.si.core.u_nu8080.u_8080.u0.Regs.RegsAH[2][7:0]	7E 151 54 21 20 54 28 15 08 28	
	siice.si.core.u_wwwww.u_www.uo.kegs.kegsnil511/:01 siice.si.Hsunc		
	siice.si.Pixel	TI TATA A TITA I ANNA I TITATA A TITATA	
	siice.si.Ysync		
	siice.trigger.trigger	t t	
/pe Signals			
ter:			
ppend Insert Peolec			
Append Insert Replace			>





Mentor Graphics Certus Solution

- SW & HW solution for FPGA & silicon validation
 - Broad visibility and deep traces, minimal resource cost
 - Make post-silicon easy
- Shorter back-end time-to-market & lower schedule risk
 - Flexibility to meet design/business needs
 - Enterprise-level EDA SW support
 - Productivity efficiency
 - Enables increased focus on core business
- Mentor Graphics serious about post-silicon space





Summary - Key Recommendations

- Find bugs as early as possible
 - Before time-consuming, resource intensive regressions are launched
- Successively refine low power verification in every D&V phase
- Leverage new debug technologies to expedite causality discovery
- Break down the wall between RTL and firmware verification
- Plan ahead for post-silicon debug





Agenda

- Introduction the Debug challenge
- Advanced RTL Debug Scenarios
- Debug of Complex Testbenches
- Power-aware Verification Debug
- Integrated Hardware/Software Debug
- Post-Silicon Debug Solutions





Thank You!

Any Questions?



