

February 28 – March 1, 2012

ACE'ing the Verification of a Coherent System Using UVM

by **Parag Goel;** Amit Sharma; Ray Varghese; Romondy Luo; Satyapriya Acharya Peer Mohammed Synopsys & Mindspeed Technologies





Agenda

- Overview of the AXI-ACE protocol
- Challenges in the verification of a cache coherent system
- Addressing the challenges using UVM
 - Stimulus Generation
 - System Level Checks
 - Reusability & Debug
- Summary



Motivation & Overview for ACE Protocol

- Extends AXI to support multi-core
 - More processing power
 - Optimal Power consumption
 - Low latency systems
- Support for hardware-coherent caches.
 - All masters observe the correct data value at any address
 - 5 state cache model
- Additional signaling
 - Conveys updated information to locations that require hardware coherency support.



Overview(Continued)

- Allows for Complex Configuration of Masters, Slaves and Interconnect
- Additional channels
 - Enable communication with a cached master
- SNOOPs, Cache state transitions etc : new paradigms



Verification Challenges : ACE System

Generation of Complex Stimulus

- Large permutations of transfer attributes
 - Cache states, Transaction types, Burst lengths/sizes, Snoop mechanisms/responses
 - coherent transactions/ Responses to Snoop transactions
 - Cache line allocation & cache state transitions
 - speculative fetches, snoop filtering, User-specified scheduling
- All combinations of concurrent accesses
- Effective System level sequence generation
 - Across Initiating Masters, Snooped Masters, Slave Main Memory

Verification Challenges : ACE System

Coding System Level Checks

- Coherent/Snoop transactions accessing the same location
- Outstanding, interleaved and out-of-order transactions
- System Level Cache Coherency Validation
- Cache State Transition Validation
- Data Integrity checks

Building Reusable Components

- Vertical Reuse Challenges
 - Mix of RTL + testbench components
 - Should factor RTL behavior
- Horizontal Reuse Challenges
 - Compliance of components
 across projects
 - More cores-more address overlapping.
 - Complicated snoop scheduling/sequences



Cache Coherency Validation VERIFICATION STRATEGY

- Integration testing
- Basic testing
 - Stimulus generation at single interfaces
 - Validate all transaction types correctly for all combinations of valid cache line states.

Intermediate testing

- Specific scenarios involving multi-master communication:
 - Overlapping writes
 - Snoop during memory update
- Advanced testing
 - System level Stimulus mapped to traffic profiles

Leveraging UVM capabilities to tackie Conference & Exhibition ACE verification Challenges

- Building a reusable component - ACE UVM VIP
 - Factory enabled,
 - Callbacks,
 - Configuration mgmt,
 - TLM communication
- Stimulus Generation
 - Sequence Library: Atomic & Nested sequences
 - Virtual sequencer





Using UVM Based VIP to address challenges

- Slave models memory and responds to requests.
- Infrastructure for System Level Checks
 - Port Monitor for port-level checks .
 - System Monitor: system-level checks, coherency checks and data integrity checks.
- Configurable coverage model
 - Used in conjunction with ACE Verification Planner





UVM Stimulus Generation – Basic Sequence





Nested/Virtual Sequence



Examples of a Typical Sequence: ReadClean Coherent Command Grouping of sequences and nested scenarios



Virtual Sequencer – Enables Orchestration

- Stimulus control across multiple masters in an environment.
 - In specific order, using individual sequencers



- Actual Sequencers <> Virtual Sequencers
 - Instantiated & connected in agent/env

Reside in respective

agents



Creating Configurable Sequences

- UVM configuration mechanism for added configurability
- Allows sequences to reconfigure themselves
 Help Model Dynamic scenarios
- More granular control for virtual sequences



Sequence Library Infrastructure

- Grouping of sequences & virtual sequences
 - complex hierarchical scenarios from atomic sequences





System Level Checks

Building system monitor

- UVM event pool
- UVM Resource DB
- TLM-1.0/2.0 ports help redirect transaction.
- Enables checks related to
 - Data Integrity
 - Coherency
 - Scheduling
 - Correctness of System
 - Performance

Check	Specification Ref.	Description
coherent_re	C6.4 Transaction responses	Checks that the
sp_isshared	from the interconnect	IsShared response
_check	10. If WasUnique was not	to initiating master
	asserted for any snoop	is correct
	response received by the	
	interconnect then,	
	- If any snoop responses had	
	IsShared asserted then,	
	IsShared must be asserted in	
	the transaction response to the	
	initiating master	
snoop_resp	C1.2.3 Cache State Rules: A	Checks that no two
_wasunique	line in a Unique State must be	responses to a
_check	only in one cache	snoop transaction
		have the
		WasUnique(CRRES
		P[4]) bit asserted.

System Checks: A snapshot



Reusability Aspects

- Hierarchical and Distributed Phasing
 - Allows different ACE components to go out of phase
 - Use of UVM domains enables to mimic independent flows in a single simulation
 - Relevant for Power aware components : allows 'catching up' when Restored from a Powered down state
 - UVM phase jumps, sync/unsync mechanism aids
- Coverage Model shaped by Current Configuration
- Enables Debug at different levels of abstraction
 - Logging , recording etc....



UVM Enabled Debug of a Cache Coherent System

Detailed Transaction Information Display





SUMMARY

- Protocol extensions like ACE help meet the increasing processing requirements
- Added Complexity brings advanced challenges in Verification
- Verification Methodologies provide the framework to design environments to address these challenges
- Effective Verification Planning Methodology and native System Verilog VIP key for success in such efforts
- Stimulus Generation Infrastructure, UVM resource Mechanism, Distributed Phasing can be harnessed for best results