

# A Universal DFT Verification Environment: Filling the Gap between Function Simulation and ATE Test

## Rui Huang Advanced Micro Devices

# 



- ATEs need test patterns described by STIL (Standard Test Interface Language) or other test languages.
- In DFT domain, the test patterns running on an ATE can be categorized in two types: <u>scan related</u> and <u>none-scan related</u>.
- Scan related test patterns can be generated using ATPG tools.



#### The Issue with Non-scan CONFERENCE AND EXHIBITION INITED STATES Related Test Patterns...

- Non-scan related test patterns are normally created by design verification engineers using languages such as System Verilog or C++.
- How this is done in practice?



#### CONFERENCE AND EXHIBITION CONFERENCE AND EXHIBITION INITED STATES Related Test Patterns...

- A dedicated team to transfer function simulation to ATE test environment.
- Some in-house automation flows are developed to enforce complex rules on test writing and register specification documentation.
- <u>Is there a more efficient and universal solution?</u>

#### A More Efficient and CONFERENCE AND EXHIBITION UNITED STATES UNITED STATES



## A More Efficient and CONFERENCE AND EXHIBITION UNITED STATES



## A More Efficient and CONFERENCE AND EXHIBITION UNITED STATES





JTAG FSM is in shift DR state. It will send three bits 101 on TDI and sample TDO with golden compare data (three bits 110).



























#### TDR address encode example





#### CONFERENCE AND EXHIBITION UNITED STATES Test Access Network Modelling



The *out\_update* function simulates the active clock edge on shift register and the *value\_update* function simulates the active clock edge on update register.



#### DESIGN AND VEREICATION CONFERENCE AND EXHIBITION UNITED STATES Test Access Network Modelling (continued)



class reg node extends uvm object; `uvm object utils(reg node) bit in; bit is selwir; bit value; bit out; function new(string name = "reg node"); super.new(name); endfunction : new function void out update (); out = in;endfunction: out\_update function void value update (); value = out; endfunction: value update endclass : reg node



- This UVM-based DFT environment works well in an experiment project and the generated STIL test pattern files pass simulation using STIL Verify.
- The advantages of this environment:
  - It saves usually a team's work to translate DFT function tests to STIL patterns in a project.
  - Avoids errors introduced in the manual translation process.
  - The generated pattern file can be 100% equivalent with simulation.
  - Can be applied to other formats that ATE needs.
- The disadvantage is, the STIL pattern cannot be obtained until the simulation finishes.
  - How to resolve this?



 We can add a fake run mode in the environment. In this mode, the DUT is replaced with a shell, which only has input/output pads defined, so that the pattern file can be obtained in minutes.

