

A Systematic Formal Reuse Methodology: From Blocks to SoC Systems

Hao Chen, Yi Sun, Ang Li, Dorry Cao NVM Solutions Group Intel Corporation







- Introduction
- Reusable FV Testbench Structure
- Integrating FV Collaterals into Emulation
- Real-World Results: a SSD Controller SoC
- Conclusion





SoC Verification – Industry Trends

• SoC verification is full of hard problems:

- HW/SW interactions at SoC top level
- 3rd party IP integration at subsystem level
- Exhaustive corner cases at block level
- These drive the continuous evolution of verification strategies/methodologies



Courtesy: Harry D. Foster "The 2018 Wilson Research Group ASIC and FPGA Functional Verification Study" [1]





Our Hybrid Verification Strategy

- Goal: To extend our capability to verify larger and more complex SoCs
 - Block-level: Simulation +
 Formal
 - Cluster-level: Simulation
 - SoC-level/System-level:Simulation + Emulation



Legend	
More	Less
Used	Used





Challenges

- Hybrid strategy \Rightarrow Maximize ROI in verification quality
- Challenges:
 - Verification gaps on boundaries
 - Duplicate effort





How to Close the Gap Between Schedule and Productivity?

Solution:

A Systematic formal reuse methodology to enable **code reuse** and **cross proof** from FV and improve interoperability between FV and other platforms







- Introduction
- Reusable FV Testbench Structure
- Integrating FV Collaterals into Emulation
- Real-World Results: a SSD Controller SoC
- Conclusion





Principles for Formal Reuse

• Modularity

- Modularized components
- Easy to reuse in different platforms and projects

• Usability

- Simple and clean interfaces
- Easy to be integrated by other verification environments

Consistency

- Follows a consistent, easy-to-communicate form





Complete Formal Testbench

- A complete formal testbench consists of
 - 1. A Formal Verification Component (FVC)
 - 2. A formal testbench environment (ENV)













• An FVC provides:







• An FVC provides:

- End-to-end checkers
- End-to-end constraints







• An FVC provides:

Functional coverage







• An FVC provides:

A package with reusable data structs, functions, properties, etc.







• An FVC provides:

Active/Passive configuration







FVC Interfaces

- DUT Ports
 - Identical to design interfaces
 - Connect FVC to its DUT

• Coverage Sample Interface

- A verification interface that enables coverage reuse
- Propagate important block-level events to upper layer testbench

• Free Variable Control Interface

- A verification interface that controls FV free variables
- Free variables are commonly used in FV
- Extra driver logic in simulation or emulation is needed





Free Variable Control Interface

```
interface blockA free var ctrl if
                       #(
                            parameter bit FVC_ACTIVE
                                                              = 1,
                            parameter int NUM CLIENTS
                                                              = 8,
                            parameter int NUM_CLIENTS_WIDTH = 3
                       );
                         logic [NUM CLIENTS WIDTH-1:0]
                                                            client idx;
\Box When FVC ACTIVE = 1:
                         if (FVC ACTIVE == 1) begin
  this assume is in effect
                             client idx stable: assume property (
□ When FVC_ACTIVE = 0:
                                @ (posedge clk) disable iff (!rst n)
  this assume is disabled
                                1 |-> ##1 ($stable(client_idx) && (client_idx < NUM_CLIENTS)));</pre>
                         end
                       endinterface
```





Formal Bus Model (FBM)

- Self-contained and reusable Assertion Based Verification IPs (ABVIPs)
- Bi-directional assertions and covers
- Cross proof at the interface







End-to-End FV Properties

- SVA assumes across multiple interfaces
- End-to-end modeling and SVA asserts
- Free variables in the verif interface







Formal Coverage Model

- Measure verification completeness
- Sampled when corresponding checkers trigger
- Certain events propagated for reuse









- Introduction
- Reusable FV Testbench Structure
- Integrating FV Collaterals into Emulation
- Real-World Results: a SSD Controller SoC
- Conclusion





Transactor-Based Emulation

- Emulation enables system-level HW/SW co-verification
- Our transactor-based emulation platform contains:
 - A SystemVerilog testbench synthesized together with the SoC DUT
 - System-level tests in C++ language
 - Transactors that communicate information between the emulator and its host







Integrating FVC into Emulation

- Bind each FVC (with FVC_ACTIVE = 0) to its DUT
- 2. Connect each FVC's coverage sample interface
- Use a transactor to drive free variables









- Introduction
- Reusable FV Testbench Structure
- Integrating FV Collaterals into Emulation
- Real-World Results: a SSD Controller SoC
- Conclusion





Proof of Concept (PoC) Results

• PoC Experiment: Reusing two block FVCs in a SoC emulation platform







FVC Quality Improvement: An Over-constraint Case

- Very important to prove assumptions made at block boundaries
 - Pay attention to your clocks and resets!







FVC Quality Improvement: FV Model Synthesized as Intended?

- Assertion Instr_ptr_update
 - passed in formal
 - failed in emulation
- Root cause: inferred latch!
- Pay attention to tool warnings!

```
Instr ptr update: assert property (
   (decode_fetch |-> ##1 instr_ptr ==
$past(instr_ptr_exp));
...
always comb begin: model ptr gen
  if(!rst n)
    instr ptr exp = 0;
  else if(decode fetch) begin
    if(condition_1)
      instr ptr exp = '1;
    else if(condition 2)
      instr ptr exp = pending ptr;
    else if(condition 3)
      instr ptr exp = fetch address[13:0];
    end
end
```





Emulation Efficiency Improvement: A System-level Use Case Cover

- FVCs enable use case coverage:
 - Important block events

System-level use cases

Inter-block event sequences







Emulation Efficiency Improvement: Debuggability

• Embedded FVC checkers can greatly reduce debug effort!

Case 1: Reproduce A Post-Silicon Bug in Emulation

- Created an assertion for the RTL bug
- Reproduced system failure with the target assertion failed
- Rapid root cause analysis in Block_B

Case 2: Root Cause An Emulator Tool Bug

- Random system hanging due to a tool bug
- Root caused by an assertion in Block_A within a few days
- Saved weeks of debug time







- Introduction
- Reusable FV Testbench Structure
- Integrating FV Collaterals into Emulation
- Real-World Results: a SSD Controller SoC
- Conclusion





Conclusion

- Modern complex SoCs require a greater rigorous verification signoff methodology
 - Simulation
 - Formal
 - Emulation
- Our systematic formal reuse methodology helps to increase productivity
 - Efficiency: avoiding duplicate effort
 - Quality: cross-proof between different platforms





Future Work

- Guidelines on how to create system-level use case covers
- Emulation-friendly scoreboard
- Building FVCs for more IPs/blocks





References

[1] Harry D. Foster, "The 2018 Wilson Research Group ASIC and FPGA Functional Verification Study"

[2] A. Li, H. Chen, J. K. Yu, E.L. Teoh, I. P. Anand, "A Coverage-Driven Formal Methodology for Verification Sign-off", DVCon 2019

[3] J. Bromley, "Double the Return from your Property Portfolio: Reuse of Verification Asserts from Formal to Simulation", DVCon 2015

[4] Erik Seligman, Tom Schubert, and M V A. Kiran Kumar, "Formal Verification, An Essential Toolkit for Modern VLSI Design," Morgan Kaufmann, 2015

[5] N. Kim, J. Park, H. Singh, V. Singhal, "Sign-off with Bounded Formal Verification Proofs", DVCon 2014

