



#### **RTL BUG LOCALIZATION**



methodology for automated bug The proposed localization

	A MO	OTIVAT	TIONAI	EXAN	IPLE T	O DESO	CRIBE	THE	PROPO	SED MI	ETHOD	OLOG	Y.			
Test Suite	Test Suite STATEMENTS						TEST STATUS (T)									
	S0	S1	<b>S</b> 2	<b>S</b> 3	S4	<b>S</b> 5	S6	S6	<b>S</b> 7	S8	S9	S10	S11	<b>S</b> 12	S13	P(0)/F(1)
Test1	1	1	1	1	1	1	0	0	0	0	0	0	0	0	0	0
Test2	1	1	1	1	1	1	1	1	0	0	0	0	1	1	0	0
Test3	1	1	1	1	1	1	1	1	0	0	0	0	1	1	0	0
Test4	1	1	1	1	1	1	1	1	1	0	0	0	1	1	1	0
Test5	1	1	1	1	1	1	1	1	1	0	0	0	1	1	1	0
Test6	1	1	1	1	1	1	1	1	1	1	1	1	0	0	0	1
Test7	1	1	1	1	1	1	1	1	1	1	1	1	0	0	0	1
Test8	1	1	1	1	1	1	1	1	1	0	0	0	1	1	1	0
Test9	1	1	1	1	1	1	1	1	1	1	1	1	0	0	0	1
Test10	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1
Failed tests per statements	4	4	4	4	4	4	4	4	4	4	4	4	1	1	1	
Passed tests per statements	6	6	6	6	6	6	5	5	3	0	0	0	5	5	3	
Suspicious per statement	-2	-2	-2	-2	-2	-2	-1	-1	1	4	4	4	-4	-4	-2	
Weighted Suspicious per statement	0.67	0.67	0.67	0.67	0.67	0.67	0.8	0.8	1.33	Inf	Inf	Inf	0.2	0.2	0.33	

Bug ID	Ti	ma				
The proposed methodology (min)		Manual Debug (Hours)	Wrong behavior	Correct behavior		
Bug 1	3	1	x1=x2+x3+x4+x5	x1=x2-x3+x4+x5		
Bug 2	4	2	If (y1)	If (~y1)		
Bug 3	7	2	If (~y2)	If (y2)		
Bug 4	5	2	cnt=cnt+2;	cnt=cnt+3;		
Bug 5	2	1	if (~btst_card_en & ~strt_cmd_data_dly)	if (~btst_card_en & strt_cmd_data_dly)		
Bug 6	3	3	$TST_DATA \leq 8'h00;$	TST_DATA $\leq 8'h01;$		
Bug 7	10	2	MFSM BUS <= MFSM BUS REG;	MFSM_BUS <= MFSM_BUS_REG/2;		
Bug 8	6	2	if (CMD6 ARG [31] ==1)	if ( CMD6 ARG [31] ==0)		
Bug 9	7	1	current state <= Data	current state <= Rcv;		
Bug 10	4	3	MFSM_OUT_ENABLE <= 4'hf;	MFSM_OUT_ENABLE <= 4'he;		
Bug 11	2	1	If (OP MODE ==2)	If (OP MODE $==1$ )		
Bug 12	9	1	MFSM_STRT_DATA_P2S <= 1'b1;	MFSM_STRT_DATA_P2S <= 1'b0;		
Bug 13	4	2	bus_width_prev<= MFSM_WIDTH;	bus_width_prev<= MFSM_WIDTH/2;		
Bug 14	5	1	MFSM_BUS_WIDTH <= 4'h0;	MFSM_BUS_WIDTH <= 4 <sup>th</sup> 1;		
Bug 15	2	1	MFSM_LEN <= 32'h0;	MFSM_LEN <= 32'h200;		
Bug 16	3	1	strt_cmd_data_dly <= 1'b0;	<pre>strt_cmd_data_dly &lt;= 1'b1;</pre>		
Bug 17	2	2	If ((1'b1< <write 1'b1))<="" bl="" len)+="" td=""><td>If ((1'b1&lt;<write 1'b1))<="" bl="" len)-="" td=""></write></td></write>	If ((1'b1< <write 1'b1))<="" bl="" len)-="" td=""></write>		
Bug 18	2	1	If ((blk dis == 1'h1)	If $((blk dis == 1'h0)$		
Bug 19	5	1	crc dis<=(cnt crc==16-NC)? 1'h1:1'h1;	crc_dis<=(cnt_crc==16-NC)? 1'h0:1'h1;		
Bug 20	3	2	if (blk no1 != blk count)	if (blk no1 == blk count)		
Bug 21	2	1	W OR R <= 0;	W OR R $\leq 1$ ;		
Bug 22	1	1	If (blk_len_cmd16 < blk_len)	If (blk len cmd16 > blk len)		
Bug 23	3	2	$cnt4 \leq cnt4 + 1;$	$cnt4 \le cnt4 - 1;$		
Bug 24	1	3	else if (~incr rd user addr)	else if (incr rd user addr)		
Bug 25	5	1	Else (WRITE BLK MISALIGN)	Else (~ WRITE BLK MISALIGN)		
Bug 26	1	1	erase start addr<(ERASE SIZE)*512	erase start addr <( ERASE SIZE+1)*512		
Bug 27	2	2	data cnt cmd25<= 32'h0;	data cnt cmd25<= 32'h1;		
Bug 28	4	1	data cnt cmd25 en <= 1'b0;	data cnt cmd25 en <= 1'b1;		
Bug 29	1	2	TST DATA <= 8'h00'	TST DATA <= 8'h80'		

# **A New Trends in RTL Verification: Bug Localization, Scan-Chain-Based Methodology, GA-Based Test Generation** Khaled Salah

#### **THE PROPOSED RTL-LEVEL SCAN-CHAIN METHODOLOGY**



Proposed Emulation Flow (online flow), synthesizable testbench methodology, scanchain methodology, a) detailed, (b) simplified.



(a) Normal design example, (b) proposed scanchain methodology for the design example in (a).

**Mentor Graphics** 



The proposed GA methodology to speedup coverage closure. Using genetic algorithms, there is no test redundancy



## The GA performance

Method		Randon	n testing	Our GA Approach			
Design	# Scenarios (100 % coverage)	# Stimulus	Run time (s)	# Stimulus	Run time (s)		
#1	4	120	3	100	2		
#2	16	200	4	150	2.6		
#3	6	130	3.2	90	1		
#4	12	180	3.5	110	1.3		
#5	8	190	3.7	120	1.5		
#6	10	195	3.8	124	2.1		
#7	6	130	3	120	2.2		
#8	18	210	4	155	2.6		
#9	8	180	3.7	96	1.6		
#10	14	190	3.5	114	1.5		
#11	10	170	3.2	111	1.7		
#12	12	215	3.2	144	2.4		

- time.

- (GA). > This

### Conclusions

 $\triangleright$  Bug localization is a process of identifying the specific locations or regions of source code that is buggy and needs to be modified to repair the defect. > Bug localization can significantly reduce human effort and design cost.

 $\succ$  In this paper, a novel automated coverage-based functional bug localization method for complex HDL designs is proposed which significantly reduces debugging time.

> The proposed bug localization methodology takes information from regression suite as an input and produces a ranked list of suspicious part of code.

 $\succ$  Our methodology is a promising solution to reduce required time to localize bugs significantly.

≻ Moreover, an online RTL-level scan-chain methodology is proposed to reduce debugging time and effort for emulation.

 $\succ$  Run-time modifications of the values of any of the internal signals of the DUT during execution can be easily performed through the proposed online scanchain methodology.

 $\succ$  A utility tool was developed to help ease this process.

 $\succ$  Our experiment shows that, the area overhead is neglected compared to the gained performance benefits. But, IP design requires more compilation

 $\succ$  The main challenge in using constraint random testing (CRT) is that manual analysis for the coverage report is needed to find the untested scenarios and modify the test cases to achieve 100% coverage.

 $\succ$  We need to replace the manual effort by an automatic method or a tool that will be able to extract the coverage report, identify the untested scenarios, add new constraints, and iterate this process until 100% coverage is attained

 $\succ$  . In this paper, the implementation of this automatic feedback loop is presented.

> The automatic feedback loop is based on artificial intelligence technique called genetic algorithm

technique accelerates coverage-driven functional verification and achieves coverage closure rapidly by covering uncovered scenarios in the coverage report (coverage holes).