



cadence®

A Holistic Approach to Low-Power, **Mixed-Signal Design Verification** Using Power Intent **CPF-Based Interface Elements, Methods,**

2

5

Introduction


- Analog and mixed-signal (AMS) co-simulation ensures device integration and verification quality
- Real number models improve simulation accuracy in digital and mixed-signal (DMS) co-simulation
- AMS and DMS co-simulations inherently have electrical and logical (boolean, real) disciplines
- Tools support interconnection between these disciplines through interface elements (IE), which are of different types selected based on purpose
- Power-managed design needs **supply inherited** or **supply sensitive IEs** to track supply dynamics
- Common Power Format (CPF), **to infer supply sensitivity information** for supply inherited IEs in a multi-voltage/-power domain SoC


and Guidelines

Qingyu Lin, Principal Product Engineer, Cadence

- Complexity scales up with **multiple power domains** due to lot of manual effort
- Proposed method to use CPF directly for implementing supply sensitivity in **AMS-RTL** simulations

Mixed-Signal Simulation Environment






Discipline

Information

Prior Work



• Power intent captured in the **CPF** considered golden for the given **IP** or **SoC**

• This information is sufficient enough to know voltage/power domain of each pin of the IP


- Cadence[®] Encounter[®] Digital Implementation used to get the pin power domains from CPF for all the design elements in the SoC
- Post processed the domain details obtained from Encounter Digital Implementation to get discipline information that the simulation tool can understand

3

6

9

Prior Work



discipline logicpd1 domain discrete enddiscipline

> (*integer inh_conn_prop_name="pd1"; integer inh_conn_def_value="tb.ams.pd1";*) \pd1!; (*integer inh_conn_prop_name="gnd"; integer inh_conn_def_value="tb.ams.gnd";*) \gnd!;

run -f discipline.f <other switched> -amsconnrules CR_inhconn_full_pd1 connect_pd1/*.vans -amsconnrules CR_inhconn_full_pd2 connect_pd2/*.vans -amsconnrules CR_inhconn_full_pd3 connect_pd3/*.vans -amsconnrules CR_inhconn_full_pd4 connect_pd4/*.vans

4

IE Groups	Connect Rule	IEs
Connect_pd1	CR_full_pd1	E2L_full_pd1
Connect_pd2	CR_full_pd2	E2R_full_pd2
Connect_pd3	CR_full_pd3	R2L_full_pd3
Connect_pd4	CR_full_pd4	L2R_full_pd4

Discipline Information for IRUN

Proposed solution (1/4)

Use a Verilog-AMS test bench and a Verilog-AMS DUT to establish the physical electrical supply connections at the DUT level

- CPF does not support supply port connection, works only based on the ports' power domains
- Physical supply connection needed only at the level where electrical and logical design partitions interact directly

amodule DUT (P1, P2, P3, VDD1, VDD2, VSS1, VSS2, F1, F2, F3); inout VDD1, VDD2, VSS1, VSS2; input P1, P2, P3; output F1, F2, F3; electrical VDD1, VDD2, VSS1, VSS2;

endmodule

Proposed solution (2/4)

Define the **power intent** for the SoC in **CPF**, constructs for illustration below

acreate power domain -name PD 1 -default

update power domain -name PD 2 -primary power net VDD1 -primary ground net VSS1

set_instance u_inst_1 -model model1 -domain_mapping { {PD_VDD1_VSS1 PD_DIG_1 } {PD_VDD2_VSS2 PD_VDD3 } }

create state retention rule -name RET1 -instances { tb/duv/u_dig/u_ip_wrap/u_0 tb/duv/u_dig/u_ip_wrap/u_1 } \

-save_edge {tb/shutoff_condit ion } -restore_edge {!tb/shutoff_condition }

- set_macro_model flash_ ip
- create nominal condition -name N1 -voltage 3.3 -ground voltage 0
- create nominal condition -name OFF -voltage 0 -ground voltage 0 -state off create power domain -name PD VDD2 flash -boundary ports {flash 3P3V clk 3P3V en flash 3P3V}

update_power_domain -name PD_VDD2_flash -primary_power_net VDD_flash -prima ry_ground_net VSS -equivalent_power_nets { VDD2 VDD3 VDD4 } -equivalent_ground_nets { VSS1 VSS2 VSS2 VSS4 }

create_power_mode -name PM1 -default -domain_conditions {PD_VDD2_flash@N1

create_power_mode -name PM2 -domain_conditions { PD_VDD2_flash@OFF } end_macro_model

Proposed solution (3/4)

Simulate the design with **CPF** by including these commands in **IRUN**:

- -amsconnrules CR_full_fast to use Cadence provided built-in power-smart CPF-based IE
- -discipline logic to set a global logic discipline to the entire design
- **-ams_generate** to support IEs inside VHDL generate statements
- **-lps_pmode** to enable power mode simulation

Proposed solution (4/4)

- Check the CPF or power-smart IE insertion by referring the tool-generated IE info file and verify the design functionality
- CPF-based IEs have ___LPS suffix to denote low power simulation

Scope: 🚳 All Available Data 🗾 🏽 🎆	} 🗟	Name	
⊡ test	- 68	🔞 Ain	
	Here and the second sec	Dout	
E testbench	₽		
D PMUInst		Contraction (7:0)	
⊟ dut	P	iPwrState	
analnst		🖾 sie	
analinsti	-	🔤 t×dig	
analinst2	R	🖾 vAin	
aout2_E2L_2_LPS_ddiscrete_1_8	1	www.rargArray[5:0]	
aout3_E2L_2_LPS_ddiscrete_1_8		vpthi vpthix	
		🖾 vptio	
liginst1		🐵 vptiox	
digInst2		🖾 vptol	
digInst3			
liginst4			
dout1_L2E_2_LPSddiscrete_1_8			
dout2_L2E_2_LPSddiscrete_1_8			
dout3_L2R_LPSddiscrete_1_8			
dout4_L2R_LPSddiscrete_1_8			
mcinst1			
mcInst2			
wout2R2L_LPSddiscrete_1_8			
wout3_R2L_LPS_ddiscrete_1_8			
wrvInst			
wrvInst1			
wrvInst2			
Find: String•			
	-	KI	
Show contents: In the signal list area-		🖾 🐼 🚾 🌆 🚥 🖗 Filter:	

Results

- Use of CPF directly for IE insertion in DMS and AMS is most efficient and accurate
- Completely eliminated false failures due to manual errors which is very costly for AMS co-simulations as these simulations require very long run times
- Completely eliminated the overhead of deriving discipline information for the given SoC, unlike supply inherited IEs that required a lot of manual work
- The flow is very generic and can be implemented with almost zero effort in any power-managed SoC

Limitations and future scope

- CPF-based IEs can be used only for RTL AMS co-simulations, but not for gate-level (GL) AMS co-simulations
- Physical power ports connectivity in GL netlist will be overridden by CPF
- Need supply sensitivity based on physical connection to support such requirements
- Need for physical supply port connections in CPF to track the supply variations
- CPF constructs do not support supply port connection, works only based on the power domains of the ports
- Supply variation (fluctuation) cannot be tracked by CPF
- Need to make the physical electrical supply connection from the DUT to the IPs using Verilog-AMS test bench and DUT
- Work under progress by Cadence to enable supply port connection in CPF as a proprietary feature

© 2016 Cadence Design Systems, Inc. All rights reserved worldwide. Cadence, the Cadence logo, and Encounter are trademarks of Cadence Design Systems, Inc. in the United States and other countries. All other trademarks are the property of their respective owners.