



“Will it Blend?” – A Methodology for Verifying the Hardware/Software Interface in Complex SoCs

Insaf Meliane, Alvin Santos, Tim Schneider
Arteris Inc.

ARTERIS IP

accellera
SYSTEMS INITIATIVE

Origins of this paper



Source : <https://www.youtube.com/watch?v=IAI28d6tbko>



Complexity of Modern SoCs



Reuse and 3rd party IP are a significant portion of designs



Writing and maintaining home-grown solutions



Manual effort to keep up with
changing standards, enhancements
& bug fixes

Case Study: Introduction

- PULPino RISC-V SoC as demonstration vehicle
- Magillem platform for integration and verification automation

SoC Integration Automation with the Magillem Platform

Magillem Packaging

IP-XACT
1685-2009
1685-2014
1685-2022

Magillem Connectivity



Import and Packaging

Port, parameter, bus interface, source files (fileset) capture, editing, visualization and checks

Magillem Registers



Import and Packaging

Memory map, bridge capture, editing, visualization and checks

SoC Assembly

(Instantiate, Configure, Connect, Hierarchy, Restructuring, Partition, Incremental design)



API libraries
(TGL, RTL, etc.)

Elaborated Data Model

CLI
(Python, Tcl)

Flow Automation

Checkers (Std + Customs) + Reports

Generators (Std + Customs)




IP-XACT



HW/SW Interface

(Address map elaboration, System Map calculation)



Easy Configuration

Continuous Integration

Automated Generation

Faster Cycle Time to Completion


Better Quality

IP Reuse

Generate Derivative Designs

PULPino SoC Integration

- Pulpino (RiscV) Example platform
 - AXI4: Risc Core, Inst/data mem, SPI
 - APB: Peripherals
- Dual FlexNoC IP - Arteris SIP group




What are we going to do?

- Import & Package IPs
 - Load AMBA bus definitions
 - Import RTL IP
 - Map Physical IP ports to AMBA logical ports
 - Merge Memory Map into Component IP
- Build Top-Level Design
 - Instantiate and Configure Components
 - Connect bus Interfaces and AdHocs (wires)
- Validation
 - Run Checkers and Generate Connectivity Report
 - Check System Map / Generate System map report
 - Hierarchy Manipulation / Repartitioning
- Outputs Generation
 - RTL Netlists
 - UVM RAL
 - HTML
 - C Header

Import RTL and Generate IP-XACT

```
#####
# Import RTL and create IP-XACT files
#####
Import_hdlHierImport([
    '-fileList', ['apb_event_unit.sv', 'generic_service_unit.sv', 'sleep_unit.sv'],
    '-includeLocation', ['include'],
    '-language', 'systemverilog',
    '-xmlLocation', ipxact_dir
])
```



1-import_ip.py 9+ sleep_unit.sv

```
home > cwang > Projects > FlowDemo > pulpino-master > ips > apb > apb_event_unit > sleep_unit.sv
```

```
12
13 module sleep_unit
14 #(
15     parameter APB_ADDR_WIDTH = 12 //APB slaves are 4KB by default
16 )
17 (
18     input  logic          HCLK,
19     input  logic          HRESETn,
20     input  logic [APB_ADDR_WIDTH-1:0] PADDR,
21     input  logic          [31:0] PWDATA,
22     input  logic          PWRITE,
23     input  logic          PSEL,
24     input  logic          PENABLE,
25     output logic          [31:0] PRDATA,
26     output logic          PREADY,
27     output logic          PSLVERR,
28
29     input  logic          irq_i, // interrupt signal
30     input  logic          event_i, // event signal
31     input  logic          core_busy_i, // check if core is busy
32     output logic          fetch_en_o,
33     output logic          clk_gate_core_o // output to core's
34 );
```

Vendor

Library*

sleep_unit

Name*


Version*

1.0



Description

- Port (HCLK)
- Port (HRESETn)
- Port (PADDR)
- Port (PWDATA)
- Port (PWRITE)
- Port (PSEL)
- Port (PENABLE)
- Port (PRDATA)
- Port (PREADY)
- Port (PSLVERR)
- Port (irq_i)

Automap Bus Interfaces and Connect Components



Restructured RTL



Move, Merge, or Flatten physical and virtual hierarchy:
Fast & safe response to meet power & floor-planning constraints

```
project.setCurrentProject('flow_demo')
setPreference('vh_upf_mode', 'true')
top = ['Vendor', 'Library', 'Top', '1.0']

proj_dir = os.path.join(project.getWorkspaceLocation(), project.getCurrentProject())
vh_file = os.path.join(proj_dir, '_'.join(top) + '.hierarchy')
root_dir = os.path.expandvars('${ARTERIS_IPD_FLOW_DEMO}')
upf_file = root_dir + "/output.upf"

try:
    vh.deleteVirtualHierarchy('-project', project.getCurrentProject(),
                             '-vlnv', [Vendor, 'Library', 'top_vh', '1.0'], '-physical')
except:
    pass

vh.initSession('-vlnv', [Vendor, 'Library', 'top_vh', '1.0'],
               '-project', project.getCurrentProject(),
               '-component', top)
vh.save(vh_file)

vh.add('-name', 'cores', '-path', '/', '-vlnv', [Vendor, 'Library', 'core_subsystem', '1.0'])
vh.move(['/core0', '/core1'], '/cores')


vh.add('-name', 'peripherals', '-path', '/', '-vlnv', [Vendor, 'Library', 'periph_subsystem', '1.0'])
vh.move(['/uart', '/timer', '/gpio', '/apb_event_unit', '/spi_master'], '/peripherals')

vh.changePowerDomain('-powerDomain', 'pd_peripherals', '-instance', '/peripherals')
vh.changePowerDomain('-powerDomain', 'pd_cores', '-instance', '/cores')

vh.closeSession('-save')


vh.generatePhysicalHierarchyFiles('-vh', vh_file,
                                  '-directory', proj_dir,
                                  '-np', 'true',
                                  '-npn', project.getCurrentProject() + '_pd',
                                  '-upf', 'true',
                                  '-upfoutputFile', upf_file)
```

Generate a Memory Map and Register Definitions




```
// INFO at offset 0x10 (Absolute: 0x1A10_7010)
// Note: Explicit offset needed due to address gap (0x700C is unused)
register {
    property register_reset_value = 0x0000_8082;
    field {} [31:28] Unused;
    field {} [27] D;
    field {} [26] I;
    field {} [25:21] Rom_Size;
    field {} [20:13] Inst_Ram_Size;
    field {} [12:5] Data_Ram_Size;
    field {} [4:0] Version;
} [0x10] INFO;
```


soc_map						
Name*	Absolute Addr	Access Type	Address Offset	Bit Offset*	Custom Type	Data Width*
instr_mem	0x0 (computed)	0x0 (auto config)			8 (auto config. 32kB Instric	
boot_rom	0x80000 (compt)	0x80000 (auto c			8 (auto config. 512B Boot ROI	
data_mem	0x100000 (compt)	0x100000 (auto			8 (auto config. 32kB Data RAM	
SoC_Control	0x1a107000 (co	0x1a107000 (au			8 (auto config.	
	> soc_control_PAD_MU	0x1a107000 (co	0x0		8 (auto config.	
	> soc_control_PAD_MU	0x1a107001 (co	0x1		8 (auto config.	
	> soc_control_PAD_MU	0x1a107002 (co	0x2		8 (auto config.	
	> soc_control_PAD_MU	0x1a107003 (co	0x3		8 (auto config.	
	> soc_control_CLK_GAT	0x1a107004 (co	0x4		8 (auto config.	
	> soc_control_CLK_GAT	0x1a107005 (co	0x5		8 (auto config.	
	> soc_control_CLK_GAT	0x1a107006 (co	0x6		8 (auto config.	
	> soc_control_CLK_GAT	0x1a107007 (co	0x7		8 (auto config.	
	> soc_control_BOOT_AI	0x1a107008 (co	0x8		8 (auto config.	
	> soc_control_BOOT_AI	0x1a107009 (co	0x9		8 (auto config.	
	> soc_control_BOOT_AI	0x1a10700a (co	0xa		8 (auto config.	
	> soc_control_BOOT_AI	0x1a10700b (co	0xb		8 (auto config.	
	> soc_control_INFO_INI	0x1a107010 (co	0x10		8 (auto config.	
	> soc_control_INFO_INI	0x1a107011 (co	0x11		8 (auto config.	
	> soc_control_INFO_INI	0x1a107012 (co	0x12		8 (auto config.	
	> soc_control_INFO_INI	0x1a107013 (co	0x13		8 (auto config.	
	> soc_control_STATUS_	0x1a107014 (co	0x14		8 (auto config.	
			0x15		8 (auto config.	



Output Generation




HDL Netlist Generation



Register Bank RTL, UVM RAL and Documentation

Output Generation



- IPXACT 2014/2022
- UVM RAL
- SystemVerilog RTL
- HTML
- Excel Spreadsheet

Case Study: UVM-Based Verification

- Magillem Registers exports UVM RAL based on SystemRDL/CSRSpec/IP-XACT
- UVM testbench performs access tests, reset checks, mirror/predict
- Ensures alignment between RTL and software-visible registers

Case Study: UVM Register Model

```
10 // /home/cwang/Projects/FlowDemo/FlowDemo_new/workspace/flow_demo/vendor_library_core_region_mm_2.0.xml
11 //
12 // Generated on: Wed Aug 6 11:45:10 2025
13 // by: cwang
14 //
15
16 `ifndef \CSR_VENDOR_LIBRARY_CORE_REGION_MM_2.0
17 `define \CSR_VENDOR_LIBRARY_CORE_REGION_MM_2.0
18
19
20 package \csr_pkg_Vendor_Library_core_region_mm_2.0 ;
21 import uvm_pkg::*;
22 `include "uvm_macros.svh"
23
24 // Memory: core_region_mm::instr_slave::instr_mem
25 // Source filename: /home/cwang/Projects/FlowDemo/FlowDemo_new/workspace/flow_demo/Vendor_Library_core_region_mm_2.0.xml, line: 1457
26 class csr_mem_core_region_mm_instr_slave_instr_mem extends uvm_mem;
27
28   function new (string name = "csr_mem_core_region_mm_instr_slave_instr_mem");
29     super.new(name, 64'h8000, 8, "RW", UVM_NO_COVERAGE);
30   endfunction: new
31
32   `uvm_object_utils(csr_mem_core_region_mm_instr_slave_instr_mem)
33
34 endclass : csr_mem_core_region_mm_instr_slave_instr_mem
35
36 // Memory: core_region_mm::instr_slave::boot_rom
37 // Source filename: /home/cwang/Projects/FlowDemo/FlowDemo_new/workspace/flow_demo/Vendor_Library_core_region_mm_2.0.xml, line: 1514
38 class csr_mem_core_region_mm_instr_slave_boot_rom extends uvm_mem;
39
```

Case Study: HTML Documentation

Addressmap Information for 'Vendor_Library_core_region_mm_2.0'			
Input File Information		Header File Information	
component		Enum Information	
core_region_mm		expand all	collapse all
Identifier		core_region_mm	
Attributes		clk=""	
addressmap		instr_slave	address map
Identifier		instr_slave	
Access		R/W	
memory		instr_mem	
Identifier		instr_mem	
Description		32kB Instruction RAM	
Offset		0x0	
Word Count		0x8000	
Access		R/W	
Attributes		<pre>address_="0x0" aib_="8" blockName_="instr_mem" busInterfaceName_="instr_slave" componentLibrary_="Library" componentName_="core_region" componentVendor_="Vendor" componentVersion_="2.0" memoryMapName_="soc_map" nbInstance_="1"</pre>	

Registers					
Attributes					
<pre>_address_="0x1a107000" _aib_="8" _blockName_=_addressBlock_0x1a107000" _busInterfaceName_="instr_slave" _componentLibrary_="Library" _componentName_="core_region" _componentVendor_="Vendor" _componentVersion_="2.0" _memoryMapName_="soc_map" _nbInstance_="1" _reserved_=false"</pre>					
register					soc_control_PAD_MUX_PAD_MUX_0_4
Identifier	Title	Bit	Access	Reset	Attributes
soc_control_PAD_MUX_PAD_MUX_0_4	PAD_MUX[1/4]				<pre>address_="0x1a107000" blockName_=_addressBlock_0x1a107000" busInterfaceName_="instr_slave" componentLibrary_="Library" componentName_="core_region" componentVendor_="Vendor" componentVersion_="2.0" customType_="RW" isTestable_="true" memoryMapName_="soc_map" nbInstance_="1" readType_="read" registerName_="soc_control_PAD_MUX_PAD_MUX_0_4" reserved_="false" writeType_="write"</pre>
Identifier	Title	Bit	Access	Reset	Attributes
PADMUX_7_0	PADMUX[7:0]	[7:0]	R/W	0x00	<pre>blockName_=_addressBlock_0x1a107000" busInterfaceName_="instr_slave" componentLibrary_="Library" componentName_="core_region" componentVendor_="Vendor" componentVersion_="2.0" customType_="RW" memoryMapName_="soc_map" readType_="read" registerName_="soc_control_PAD_MUX_PAD_MUX_0_4" reserved_="false"</pre>

Case Study: Results and Benefits

- 3x speed, 5x capacity in register management
- 35% time savings in HW/SW interface development
- Single source of truth, automated validation
- Reduced risk of design failure



Guidelines for Robust HSI Design

Early involvement of software teams

- Software can do some things more easily than RTL
- Keep the software team in lockstep with RTL teams
- Use automation on a golden source input

The product doesn't ship
unless the device driver works!

Hierarchical vs. leaf address maps

- Hierarchical address maps contain only other address maps
- Leaf address maps contain other memory objects, i.e. registers and memories
- Putting them together will work, but it may cause issues for specific outputs.

Simplifies UVM backdoor
paths!

Decide top-level word size early

- Multiple IPs mean potentially various access widths
- Set all developed maps the same word size
- Make the top the largest access size

Simplifies verification and the
need for shadow registers!

Cautiously use byte enables

- Decide early!
- Can mix and match IPs, but system map needs to be one or other.
- Adds complications to HW verification and software writing

Simplifies verification!

Fields as the atom

- Each output has different requirements and focus.
 - UVM is register - aligned
 - C Header is typically register - aligned
 - RTL is flop-aligned
- Using fields gives a wide range of support.

Simplifies various outputs!

Avoid mixed access in registers

- Don't mix functionality and purpose
- Don't cram fields
- There is enough room for specific registers doing specific things

Simplifies software
development!

Don't smash your system map

- Give your maps some room between each other
- Group like things together
- It simplifies the decoders

Future proofs your designs.

7. Conclusion

- Blending standards and automating SoC integration
- Adoption of IPXACT and SystemRDL/CSRSpec
- Future directions: AI-assisted integration, formal verification



Source : <https://www.youtube.com/watch?v=IAI28d6tbko>

Q&A

