

# Using UVM-*e* Testbenches Utilizing Metric-Driven-

# **Verification and Advanced Debug Capabilities**

| Himanshu Rawal                    | Vijay Kumar Birange       | Daniel Bayer        |  |
|-----------------------------------|---------------------------|---------------------|--|
| Intel - India                     | Cadence - India           | Cadence Germany     |  |
| <u>himanshu.v.rawal@intel.com</u> | <u>bvijay@cadence.com</u> | danielb@cadence.com |  |



## **Problem Introduction**

### Multi-Facetted Verification of SoC with Multiple Tools



### **Proposed Methodology**

Increasing Verification Productivity through Tool Integration



### **Implementation Details**

### Central Script to Coordinate Tools

### **Analysis Phase**

- Detailed environment analysis showed minimal effort moving from Incisive to Xcelium.
- Reuse of scripting infrastructure facilitated rapid migration

#### **Migration Phase**

- Main effort was to adjust legacy constraints to work with Specman's IntelliGen generator
- Deprecated *e* language features were slight adjustments in code
- Adjustment of *e* Tesflow library was required, and these changes were backported into official Testflow library
- Migration of *e* code and HDL code were separate tasks
- Migrating *e* code through loading *e* files interpreted mode to avoid compilation and linking during migration
- Final migration step is to integrate migrated code into Intel's central script
- Adjusting vManager automation scripts to accommodate failure triage, coverage analysis and reporting

#### **Enhancement Phase**

### **Implementation Flow Chart**



Partly done during Migration Phase for new and improved language constructs Adding performance optimization and X-Prop options to xrun call in central script

#### Adding New Technology Phase

JasperGold UNR integrated in vManager\_alleviates engineers from manually analyzing code for unreachable sections Adding Indago through xrun options and getting powerful debug automation

Each step resulted in script recipes that can be easily maintained and applied to any environment.

| <u>Results Table</u>  |                                     |   |                                  | <u>Conclusion</u>   |
|---|-------------------------------------|---|----------------------------------|---|
| Verification Progress   | Effort Saved                        | Performance Improvement<br>over previous<br>Tools/Methodologies | Quality Enhancement              | <ul> <li>Verification consumes a significant portion of time and resources of the SoC development process.</li> <li>Hence, it is necessary to tightly integrate and automate</li> </ul>   |
| Conversion of over 10<br>testbenches to latest tools and<br>methodology | ~ 4 weeks                           | ~ 20% - 30%   | Critical bugs found and reported | <ul> <li>project planning</li> <li>test execution</li> <li>regression analysis</li> <li>debug process</li> <li>coverage closure</li> <li>to minimize resources and achieve a predictable reduction of the project schedule.</li> </ul>  |
| Regression Management   | ~ 2 - 3 weeks                       | ~ 30% on overall regression                                     | -                                | <ul> <li>All phases must be governed by processes that facilitate to minimize project time, engineering effort and compute resources.</li> <li>By choosing Specman with its built-in UVM-<i>e</i> methodology, migrating legacy code-bases and develop new testbenches, as</li> </ul> |
| Coverage Unreachability   | The <b>added technologies could</b> | <b>I not be quantified against</b> the <b>pre</b>               | evious flow, to avoid false      | well as integrating both architectures together seamlessly is facilitated by the language itself.   |

| L | Coverage Unreachability                   | The <b>added technologies could not be quantified against</b> the <b>previous flow</b> , to avoid false comparison methodology.   | <ul> <li>This enabled rapid tool-migration, which achieved receiving out-of-the-box performance boost through updated tool versions and additionally augmenting the planning and debug process at the same time.</li> </ul> |
|---|---|---|---|
| L | Debug Productivity<br>(X-Prop and Indago) | Generally, each of the technologies saves anywhere between 10% to 30% of the overall project schedule and improve predictability on each subsequent project.                                | <ul> <li>The result comparison show excellent time-savings throughout all verification areas.</li> </ul>  |
| L |   | The <b>overall Quality Enhancements</b> for <b>Coverage Unreachability</b> is that engineers spend  |   |
| L | Coverage Closure                          | <b>significantly less time</b> on finding unreachable code, due to the automated process of UNR, which is generally a <b>low-effort</b> with <b>high-impact</b> technology.                 |   |
|   |   | <b>Debug Productivity</b> is measured in <b>time-to-root-cause</b> . In other projects, there is <b>typically</b> an <b>improvement of 20%</b> and more, depending on the root-cause issue. |   |





### © Accellera Systems Initiative