Using High-level Synthesis and Emulation to Rapidly Develop AI Algorithms in Hardware

John Stickley – Emulation Technologist Petri Solanti – Field Application Engineer, HLS







Computer Vision/AI Application Challenges

Automotive and other "real-time" applications especially challenging

- Continually changing algorithms and sensors
- Computationally very expensive
 Billions of operations/second
- High responsiveness required
 - High-bandwidth and low-latency
 - Real-time processing of data required
- Autonomous drive solution required to be < 100w
- Each provider wants to add their "secret sauce"







Convolutional Neural Networks: Training vs Inferencing (Embedded AI)



• Very large datasets and memory, CPU/GPU farms, floating point required



 Uses data from trained network, end system often has real-time requirements, can go to FPGA/ASIC and dedicated HW, can be reduced to fixed point, can implement low-power





Next-generation Computer Vision Designs Require Much More Parallelism

- Convolutional Neural Networks use lots of 2-d convolutional filters
 - Lots of multiply-accumulate math
- Multiple convolutional layers

accellera

SYSTEMS INITIATIVE

- Networks are constant evolving
 - Data rates, number of layers, image size, etc..



Fully connected layer

uses matrix

multiplication

Acceleration of the Architectural Exploration Design Phase

- HLS-synthesized CNN-based machine learning algorithms lend themselves favorably to take advantage of a highly parallel simulation engine such as an emulator
 - The speed of execution of simulating the design on an emulator does not change with the addition of more layers to the CNN algorithm
 - Whereas with software simulation, performance goes down roughly linearly with migration of each layer to RTL





What are the Choices for Hardware Platform? There is no clear winner today as this market is emerging

- CPU
 - Not fast or efficient enough
- DSP
 - Good at image processing but not enough performance for Deep AI
- GPU
 - Good at training but too power hungry for long term inferencing solution
- FPGA
 - Low-power, mostly meets performance/latency, RTL flow not practical, not the lowest power, eventually cost for volume a problem
- ASIC
 - Lowest power, meets performance/latency, high NRE and no field modifications/upgrades, Algorithms still changing, RTL flow not practical, lowest volume cost
- Dedicated AI and CV processors or accelerators in IP and ASIC
 - Popping up like weeds high performance, locks customer in, many server target
- Some scalable combination of the above



Flexibility

Using High-level Synthesis and Emulation to Rapidly Develop AI Algorithms in Hardware





Numerous Possible Hardware/Memory CNN Architectures



Rapidly Develop AI Algorithms in Hardware

RC

SYSTEMS INITIATIVE

Memory Architecture and Power Considerations

- Keeping data local is key to minimizing power consumption
 - Very important for ASIC
- Floating-point is costly
 - Used in training of networks
 - Not needed in network inference engine
- Fixed-point doesn't need to be power-of-two









Using High-level Synthesis and Emulation to Rapidly Develop AI Algorithms in Hardware

Catapult HLS is the Only Solution for Rapid Algorithm to RTL

- Enable late functional changes without impacting schedule
 - Algorithms can be easily modified and regenerated
 - New technology nodes are easy (or FPGA to ASIC)
- Quickly evaluate power and performance of algorithms
 - Rapidly explore multiple options for optimal Power Performance Area (PF
- Accelerate design time with higher level of abstraction
 - 1 Year reduced to a few months
 - New features added in days not weeks
 - 5X less code than RTL











Why Catapult HLS is So Much More Productive than RTL

• Catapult HLS separates functionality from implementation with powerful tool capabilities for controlling implementation

Functionality Described in C++ or SystemC



Catapult Implementation Control

Automatically

- Builds concurrent RTL from C++ Classes or Functions
- Adds Interfaces
- Closes Timing
- Memory inferencing and constraints for architecture
- Resource sharing for minimal area
- Constraints drive parallelism Unrolling

Using High-level Synthesis and Emulation to Rapidly Develop AI Algorithms in Hardware



RTL

Precise Modeling of Bit-accuracy

- HLS uses exact bit-widths to meet specification and save power/area
 - bit-widths are not always pow2 (1, 8, 16, 32, 64 bits)
- Rapid simulation of true hardware behavior
- RTL is correct by construction
 - Precise consistency of representation and simulation results between C++ algorithm and synthesized RTL









Using High-level Synthesis and Emulation to Rapidly Develop AI Algorithms in Hardware

11

RTL Creation and Verification is Still a Bottleneck

- Going from AI development platform to optimized RTL is not well understood
 - How to verify hardware implementation
 - How to quantize and optimize the HW
- HLS delivers optimized RTL quickly but...
 - RTL verification is slow
 - Hours/days/weeks of simulation on complex CNN designs





Catapult and Veloce Solve the Verification Bottleneck

- Quickly verify synthesizable HLS C++ and RTL in the Tensorflow environment
 - Test the quantized HLS against the floating point model in tensorflow
- Reduce RTL verification from hours to minutes



Even "Small" CNNs are Computationally Intensive

- Yolo Tiny*
 - used in object detection and classification for cell phones
 - Over 70 Billion MAC/Sec
 - Over 25 million weights
- Made up of mostly 2-d convolution and pooling layers







Yolo Tiny* *progressive refinement*

- This "Yolo Tiny" demo is based on the Google *TensorFlow* open-source machine learning technology based in Python
- The intent of the demo is to show techniques for progressive refinement from high-level abstracted TensorFlow CNN layer models written in Python3 down to HLS-synthesized RTL, i.e.,

Original TensorFlow code \implies HLS "synthesis-friendly" C++ blocks \implies Synthesized RTL blocks

 Then re-validation after each refinement, ultimately deploying an emulator for validation of synthesized RTL blocks



Using High-level Synthesis and Emulation to Rapidly Develop AI Algorithms in Hardware



Architectural exploration acceleration and early tradeoff analysis

- Specifically we're exploring an approach that still keeps the whole flow in the architectural exploration phase of a machine learning design project, even while playing with the software/hardware representational tradeoffs
 - And, because emulation is deployed, being able to accelerate the RTL verification as well as starting to look at early power analysis, performance, etc.
- All of this can potentially be done before even thinking about bringing interface synthesis into the picture and targeting real hardware bus interfaces
 - I.e. doing all architectural exploration even at RTL abstraction while using strictly abstract bit accurate native HLS data types such as ac_fixed<>, ac_channel<>'s for communication, etc.





YoloTiny: Original python3/TensorFlow testbench



Using High-level Synthesis and Emulation to Rapidly Develop AI Algorithms in Hardware

SYSTEMS INITIATIVE

Quickly Implement CNN Architectures Using HLS

- Easily code multiple architectures in C++ ٠
 - Sliding-window architecture processes fmap data in raster order
 - In-place architecture reads weights once
- HLS constraints allow architectural exploration ٠
 - Massive parallelism is possible

Sliding-

Window

Convolution/

Max Pooling

FIFO 🕨

AXI4 stream

Evaluate power, performance, and area PPA across multiple architectures and microarchitectures





Sliding-

Window

Convolution /

Max Pooling

Using High-level Synthesis and Emulation to Rapidly Develop AI Algorithms in Hardware

Easily Test HW Models and RTL Quickly

- Swap any layer or the entire design
 - HLS C++ executable or RTL running on Veloce is a python function call in tensorflow





Using High-level Synthesis and Emulation to Rapidly Develop AI Algorithms in Hardware

19

YoloTiny: Selected layers of TensorFlow testbench broken out to "HLS-friendly" C++ implementation-targeted algorithms



SYSTEMS INITIATIVE

Easy Modeling, Synthesis, and Emulation of Streaming Interfaces

AC channel parametrized class allows designers to model streaming data interfaces ulletin untimed C++

ac channel

C++

- Easily map ac channel<> to emulator transactor API, XIAcChannel*Driver for ۲ software/hardware communication
 - C++ testbench drives stimulus to emulator

SYSTEMS INITIATIVE



Interface Synthesis Makes HW Communication with Veloce Easy

- Interface synthesis allows the interface protocol to be defined using the HLS tool
- ac_channel maps to data/ready/valid protocol in hardware (*_wait interface)
- *XIAcChannel*Transactor* and *_wait interfaces bolt together seamlessly



YoloTiny: C++ implementations of CNNs replaced with synthesized RTL blocks



SYSTEMS INITIATIVE

9-stage breakout

Memory Inference and O-time Back-Door Memory Accesses

- Large C++ arrays automatically mapped to ASIC or FPGA memories
- Well supported in emulation using general purpose **X1MemoryTransactor** module
- Arrays on the design interface can be synthesized as memory interfaces
- Internal arrays synthesized to instantiated (black boxed) memories

SYSTEMS INITIATIVE



SOME CUSTOMER TESTIMONIAL EXAMPLES





NVIDIA Cuts Verification Cost by 80%

- 10M gates video decoder for Tegra X1
- Schedule and goals couldn't be met without adding 20 Time engineers to a team of already 60
- Invested in Catapult instead
 - Improved design productivity by 50%
 - Cut verification cost by 80%
- "Saved their skin Twice"
 - Converted VP9/H.265 from 8 to 10 bit color in weeks
 - Re-optimized IP from 20nm/500Mhz to 28nm/800Mhz in 3 days



Source: NVIDIA white paper http://go.mentor.com/4N9cP



- NVIDIA Research New Methodology with Catapult Machine Learning Accelerator SoC using an Object-Oriented HLS flow
- NVIDIA Research with DARPA New methodology for 10x faster chip design
- Developing libraries of HLS components to target 80% of future NVIDIA chips
- Used in NVDLA HW
- 2 DAC Papers; 2016,2018

<u>Hardware Accelerator for Mobile Computer Vision Applications</u> <u>Digital VLSI Flow for High-Productivity SoC Design</u>



Using High-level Synthesis and Emulation to Rapidly Develop AI Algorithms in Hardware







Bosch Automotive Catapult Success

- Bosch needed big change to stay #1 in Automotive Safety
- Started new subsidiary for Autonomous Driving
- Decided HLS * lack of resources *quickly react to changes
- Mentor worked as key partner with a focus on success
- Result Catapult HLS success on time first IP deliverable
- Delivered new designs ahead of schedule in 7 months with evolving specifications; improved quality over RTL

BOSCH VISIONTEC Rapidly Brings New Automotive IP to Market using Catapult HLS Platform

Using High-level Synthesis and Emulation to Rapidly Develop AI Algorithms in Hardware

BOSCH

ST Imaging HLS Success for ISP (Automotive)

- To date created 50+ Image Processing IPs using HLS Imaging Template
- Why they use HLS and Catapult (their words)
 - Increase IP value
 - Improve IP performance versus power & area
 - Reduce project cost
- Experience with HLS
 - Less code to write and debug
 - Fast integration of new features
 - Algorithm and architecture exploration possible
 - Fast Verification using C++
- On-Demand Webinar and White Paper

STMicroelectronics Quickly Brings Automotive Image Signal Processing to Market with High-Level Synthesis







Mentor Automotive DRS360 Using Catapult for Both Computer Vision and Neural Networking Acceleration



- CatapultC is *close* to SW development
 It is C++ with more constraints
- 3x SW engineers on the market than HW engineers
- → Ramp up is reduced dramatically
- → Produce deployable PoC in short delays
- Optimize for production when final requirements are set





Using High-level Synthesis and Emulation to Rapidly Develop AI Algorithms in Hardware

Summary

- Next generation AI algorithms are massively complex
- Delivering optimized RTL with the best PPA on time is very difficult
 - Achieving the most optimal architecture is hard to do in hand-code RTL
 - Going from AI development platform to RTL is not well understood
 - Verify the RTL is too time consuming
 - Billions of computations
 - Massively parallel hardware
- Catapult and Veloce provide a push-button path from high-level model to rapidly verified RTL

