

Unleash the Full Potential of Your Waveforms

From Extra-functional Analysis to Functional Debug via Programs on Waveforms



Daniel Große, Lucas Klemmer


Institute for Complex Systems (ICS)

Web: jku.at/ics | wal-lang.org


Email: daniel.grosse@jku.at, lucas.klemmer@jku.at




... Potential of Your Waveforms ...




Design Flow



Design Flow



Design Flow




Waveforms

- HW block is alive
- HW shows expected behavior
- Communication works
- Assembler instructions run
- Performance as expected
- ...

Waveforms

- Waveforms are great!
- A central data format for HW development
 - Produced by simulators, formal tools, logic analyzers, ...
- They contain incredible amounts of information
 - performance, correctness, data/control flow, optimization, ...
- However
 - 100% manual process
 - Only small slice of data visible at once
 - Only for “simple” signal relations
 - Analysis not automated
 - **Data without analysis just noise**

Data is not
Information



WAL: Waveform Analysis Language

- WAL is *Domain Specific Language* (DSL) to express HW analysis problems
- Specialized language constructs for HW domain:
 - Waveform signals, Time, Hierarchy, Signal relations (bus interfaces)
- Not just true/false expressions, much more than SVA, PSL, ...
- Full capabilities of scripting languages (functions, external libraries, ...)
- Quickly analyze waveforms
- **Alternative to**
 - Custom testbench extensions
 - Custom scripts



How to Read WAL Expressions



- This is a **number**
 - 5
- These are also numbers
 - 0xff, 0b1101
- This is a **variable**
 - my_var
- And these are also variables
 - RD-START, top.core1.run
- This is a **string**
 - “hello, DVCON Europe!”



- The same in Python
 - 5
 - 0xff, 0b1101
 - my_var
 - RD-START, top.core1.run?
 - “hello, DVCON Europe!”

How to Read WAL Expressions (2)



- This is a **list**
 - `(5 1 abc)`
- If the first element is a function name the list is a function application
 - `(+ 1 2)`
 - `(+ 1 2 3 ...)`
 - `(print "hello")`
 - `(print "Sum: " (+ 1 2))`




- The same in Python
 - `[5, 1, abc]`
- `1 + 2`
- `1 + 2 + 3 + . + ..`
- `print("hello")`
- `print("Sum: ", 1 + 2)`

How to Read WAL Expressions (2)



- This is a **list**
 - (5 1 abc)
- If the first element of the list is a function
 - (+ 1 2)
 - (+ 1 2 3 ...)
 - (print "hello")
 - (print "Sure")



+ ..
1 + 2)

Arithmetic and Logic Operators

- Arithmetic Operators

- +, -, *, /

- (+ 1 2) => 3

- (+ 1 (- 4 2)) => 3

- Logic Operators


- !, &&, ||, =, !=, >, <, >=, <=

- (&& #t #t) => #t

- (! (&& #t #t)) => #f

- (> 5 4) => #t

How to get WAL



- The “original” WAL Interpreter
- Written in Python
- Basis for our research
- Easy to extend, experiment
- Limited performance but proven to be useful
- <https://github.com/ics-jku/wal/>

- The “new” Interpreter
- Written in Rust
- Goals: Top performance and usability
- Focus on real-life problems
- Wider range of platforms

Tutorial Website

- This tutorial is **very hands on**
- Online Waveform Explorer
 - Integrated waveform viewer
 - Prepared examples
 - Run programs, read output
 - Everything runs locally
 - Drop in your own waveforms
- No installation, no downloads
- Enabled by web assembly and Rust
- Runs on phones too!



Only available during talk

Only available during talk

<https://www.fair-lang.org>

Install the Python version
to follow examples

Tutorial Website

The screenshot displays the WAL (Waveform Analysis Language) interface. The top bar includes the WAL logo, navigation tabs (Explore, Editor, Shell, Surfer), the loaded waveform name (vexriscv.fst), and buttons for 'Eval' and 'Run (F2)'. The left sidebar lists various examples and categories, with 'RISC-V' selected. The main area is divided into two panes: a waveform viewer and a code editor.

Waveform Viewer: Shows a digital signal trace for 'vexriscv.fst'. The signals include:

- clk: A periodic clock signal.
- reset: A signal that transitions from high to low.
- iBus_cmd_payload_address: A signal with values 80000000 and 800000a0.
- iBus_cmd_payload_size: A constant value of 5.
- iBus_cmd_ready: A signal that transitions from low to high.
- iBus_cmd_valid: A signal that transitions from low to high.
- iBus_rsp_payload_data: A signal with values 00000013, 0..., 00012..., 0..., 30200..., 00004..., 0..., 0..., and 85810113.
- iBus_rsp_payload_error: A signal that transitions from low to high.
- iBus_rsp_valid: A signal that transitions from low to high.

Code Editor: Shows the following Verilog code:

```
1 while (step)
2   if ( && (reval TOP.clk 1)
3     (= TOP.reset 0)
4   do
5     if ( && TOP.iBus_cmd_ready TOP.iBus_cm
6       (print TS " : Read from " TOP.iBus
7     if TOP.iBus_rsp_valid
8       (print TS " : Got " TOP.iBus
```

Output:

```
285 : Read from 2147483648
287 : Got 184549487
289 : Got 19
291 : Got 19
295 : Got 19
297 : Got 19
301 : Got 19
305 : Got 19
307 : Got 19
319 : Read from 2147483808
321 : Got 4271875
323 : Got 77699
327 : Got 67174675
329 : Got 807403635
333 : Got 16791
```

Tutorial Website

The screenshot displays the VexRiscv IDE interface. On the left, a menu is open, listing various examples and categories, with 'RISC-V' highlighted. The main area shows a waveform viewer for 'vexriscv.fst' with signals like 'clk', 'reset', 'iBus_cmd_payload_address', 'iBus_cmd_payload_size', 'iBus_cmd_ready', 'iBus_cmd_valid', 'iBus_rsp_payload_data', 'iBus_rsp_payload_error', and 'iBus_rsp_valid'. The bottom section contains an editor with Verilog code and an output window showing the results of memory reads.

```
Examples:  
First Steps  
Reading Signals  
Relative Evaluation  
Variables  
Whenever  
Waveforms  
RISC-V
```

Loaded waveform: vexriscv.fst

20 ps 40 ps 60 ps 80 ps 100 ps 120 ps 140 ps 160 ps 180 ps 200 ps 220 ps 240 ps 260 ps 280 ps 300 ps 320 ps 340 ps 360 ps 380 ps 400 ps 420 ps

http://localhost:5173/traces/vexriscv.fst

Editor:

```
1 while (step)  
2   if (reval TOP.clk 1)  
3     (= TOP.reset 0)  
4   do  
5     if (TOP.iBus_cmd_ready TOP.iBus_cm  
6       (print TS " : Read from " TOP.iBus  
7     if TOP.iBus_rsp_valid  
8       (print TS " : Got " TOP.iBus
```

Output:

```
285 : Read from 2147483648  
287 : Got 184549487  
289 : Got 19  
291 : Got 19  
295 : Got 19  
297 : Got 19  
301 : Got 19  
305 : Got 19  
307 : Got 19  
319 : Read from 2147483808  
321 : Got 4271875  
323 : Got 77699  
327 : Got 67174675  
329 : Got 807403635  
333 : Got 16791
```

Tutorial Website

The screenshot displays the WAL IDE interface. At the top, there are tabs for 'Explore', 'Editor', 'Shell', and 'Surfer'. The 'Loaded waveform: vexriscv.fst' is shown in the top right. Below the tabs is a toolbar with various icons for file operations and waveform navigation. The main area is divided into three sections: 'Examples' on the left, a signal list in the middle, and a waveform viewer on the right. The signal list includes 'clk', 'reset', 'iBus_cmd_payload_address', 'iBus_cmd_payload_size', 'iBus_cmd_ready', 'iBus_cmd_valid', 'iBus_rsp_payload_data', 'iBus_rsp_payload_error', and 'iBus_rsp_valid'. The waveform viewer shows a green clock signal, a blue reset signal, and several blue data signals. A red box highlights the 'Editor' and 'Output' sections at the bottom. The editor shows a Verilog code snippet, and the output shows a series of memory reads and responses.

Examples:

- First Steps
- Reading Signals
- Relative Evaluation
- Variables
- Whenever
- Waveforms
- RISC-V

Loaded waveform: vexriscv.fst

Eval Run (F2)

clk

reset

iBus_cmd_payload_address 80000000 800000a0

iBus_cmd_payload_size 5

iBus_cmd_ready

iBus_cmd_valid

iBus_rsp_payload_data 00000013 0... 00012... 0... 30200... 00004... 0... 0... 85810113

iBus_rsp_payload_error

iBus_rsp_valid

20 ps 40 ps 60 ps 80 ps 100 ps 120 ps 140 ps 160 ps 180 ps 200 ps 220 ps 240 ps 260 ps 280 ps 300 ps 320 ps 340 ps 360 ps 380 ps 400 ps 420 ps

Editor:

```
1 while (step)
2   if (reval TOP.clk 1)
3     (= TOP.reset 0)
4   do
5     if (TOP.iBus_cmd_ready TOP.iBus_cm
6       print TS " : Read from " TOP.iBus
7     if TOP.iBus_rsp_valid
8       print TS " : Got " TOP.iBus
```

Output:

```
285 : Read from 2147483648
287 : Got 184549487
289 : Got 19
291 : Got 19
295 : Got 19
297 : Got 19
301 : Got 19
305 : Got 19
307 : Got 19
319 : Read from 2147483808
321 : Got 4271875
323 : Got 77699
327 : Got 67174675
329 : Got 807403635
333 : Got 16791
```


Tutorial Website

The screenshot displays the WAL (Waveform Analysis Language) interface. At the top, there are navigation tabs: "Explore", "Editor", "Shell", and "Surfer". The current loaded waveform is "vexriscv.fst". On the right, there are buttons for "Eval" and "Run (F2)".

The main area shows a waveform with several signals:

- clk: A green clock signal.
- reset: A blue signal that is high initially and then goes low.
- iBus_cmd_payload_address: A blue signal showing a value of 80000000, then 800000a0.
- iBus_cmd_payload_size: A blue signal showing a value of 5.
- iBus_cmd_ready: A red signal that is high when the command is ready.
- iBus_cmd_valid: A red signal that is high when the command is valid.
- iBus_rsp_payload_data: A blue signal showing a sequence of values: 00000013, 0..., 00012..., 0..., 30200..., 00004..., 0..., 0..., 85810113.
- iBus_rsp_payload_error: A blue signal that is high when an error occurs.
- iBus_rsp_valid: A blue signal that is high when the response is valid.

The time axis at the bottom ranges from 20 ps to 420 ps.

Below the waveform, there is an "Editor" window showing the following code:

```
1 (while (step)
2   (if (&& (reval TOP.clk 1)
3     (= TOP.reset 0))
4   (do
5     (if (&& TOP.iBus_cmd_ready TOP.iBus_cm
6       (print TS " : Read from " TOP.iBus
7     (if TOP.iBus_rsp_valid
8       (print TS " : Got      " TOP.iBus
```

On the right, there is an "Output" window showing the following text:

```
285 : Read from 2147483648
287 : Got      184549487
289 : Got      19
291 : Got      19
295 : Got      19
297 : Got      19
301 : Got      19
305 : Got      19
307 : Got      19
319 : Read from 2147483808
321 : Got      4271875
323 : Got      77699
327 : Got      67174675
329 : Got      807403635
333 : Got      16791
```

Tutorial Website


The screenshot displays the VexRiscv IDE interface. At the top, there are tabs for 'Explore', 'Editor', 'Shell', and 'Surfer'. The 'Explore' tab is active, showing a waveform for 'vexriscv.fst'. The waveform displays several signals: 'clk' (a green clock signal), 'reset' (a blue signal that is high initially and then drops to low), 'iBus_cmd_payload_address' (a blue signal with values 80000000 and 800000a0), 'iBus_cmd_payload_size' (a blue signal with value 5), 'iBus_cmd_ready' (a red signal that is high when the command is ready), 'iBus_cmd_valid' (a red signal that is high when the command is valid), 'iBus_rsp_payload_data' (a blue signal with values 00000013, 0..., 00012..., 0..., 30200..., 00004..., 0..., 0..., 85810113), 'iBus_rsp_payload_error' (a blue signal that is high when an error occurs), and 'iBus_rsp_valid' (a blue signal that is high when the response is valid). The waveform is displayed on a time axis from 20 ps to 420 ps. Below the waveform, there is a URL: <http://localhost:5173/traces/vexriscv.fst>. The 'Editor' tab is also visible, showing a code snippet:

```
Editor:
1 (while (step)
2   (if (&& (reval TOP.clk 1)
3     (= TOP.reset 0))
4   (do
5     (if (&& TOP.iBus_cmd_ready TOP.iBus_cm
6       (print TS " : Read from " TOP.iBus
7     (if TOP.iBus_rsp_valid
8       (print TS " : Got      " TOP.iBus
```

The 'Output' tab shows the following output:

```
Output:
285 : Read from 2147483648
287 : Got      184549487
289 : Got      19
291 : Got      19
295 : Got      19
297 : Got      19
301 : Got      19
305 : Got      19
307 : Got      19
319 : Read from 2147483808
321 : Got      4271875
323 : Got      77699
327 : Got      67174675
329 : Got      807403635
333 : Got      16791
```


Hands-On: Shell Examples




Hands-On: First Steps

```
>-> 1  
1  
>-> (+ 1 2)  
3  
>-> (= 1 2)  
#f
```

Selecting a different example:



Side note: Surfer Waveform Viewer



- Modern open-source waveform viewer
 - Co-developed with LIU, Sweden
- Very fast, customizable, flexible
- Traditional mouse based navigation
- **OR**
- **Keyboard driven UI**
- VSCode inspired command line
 - press `<SPACE>`
 - `variable_add ...`
 - `scope_add ...`
- Visit <https://surfer-project.org>

The WAL Idea



- This is a signal access!

```
(define a 5)
(print (+ a b))
```

- **Free variables are signals in waveforms**
- Value depending on:
 - Loaded waveform
 - Time index in the waveform
- In simple terms:
 - **WAL programs run over a waveform and collect information**



- What does this do?

```
a = 5
print(a + b)
```

```
Traceback (most recent call last):
  File "error.py", line 2, in <module>
    print(a + b)
NameError: name 'b' is not defined
```

Ouch!


Reading Signal Values (Example)

- We have a simple counter
- **index = 0**, after waveform is loaded
- Read a signal by typing its name
- Move the index with `(step)`



0: >-> clk \Rightarrow 1
>-> (step 1)


1: >-> clk \Rightarrow 0
>-> (step 5)

6: >-> clk \Rightarrow 1
>-> counter \Rightarrow 2




Relative Evaluation

- Index can be locally modified with `expr@offset` syntax
- Evaluate at next timestamp  `signal@1`
- Detect value change  `(!= signal signal@1)`

- @ can be applied to every expression (not just signals)
- Is `x` larger than 5 two indices ahead?  `(> x 5)@2`

Hands-On: Relative Evaluation

```
>-> counter
2
>-> counter@-1
1
>-> counter@2
3
>-> (= counter 4)@2
#f
```



Variables

- Define a new variable using `define`
 - `(define x 5)`
- Change variables using `set!`
 - `(set! [x 22])`
- Create local bindings using `let`
 - `(let ([x 10]) x)`
 - `(let ([x 10] [y 20]) (+ x y))`

Hands-On: Variables

```
>-> (define x 5)
```

```
5
```

```
>-> x
```

```
5
```

```
>-> (+ x 1)
```

```
6
```

```
>-> (set! x "DVCON")
```

```
"DVCON"
```

```
>-> x
```

```
"DVCON"
```


```
>-> (+ x 1)
```

```
"DVCON1"
```

Special Functions

- Signal events
 - `(rising x) => (&& (= x 1) (= x@-1 0))`
 - `(falling x) => (&& (= x 0) (= x@-1 1))`
 - `(stable x) => (= x x@-1)`
- Step over waveform and evaluate body whenever condition is true
 - Starts at the current `INDEX`
 - `(whenever condition body+)`
- Find all indices at which condition is true
 - `(find condition)`
- Count how often condition is true
 - `(count condition)`

Hands-On: Whenever



```
>-> (whenever clk (print INDEX " " counter))
```


```
6 2
```

```
8 3
```

```
10 4
```

```
...
```

Hands-On: Find, Count




```
>-> (find (= counter 2))  
(6 7 38 39 70 71)  
>-> (count (= counter 2))  
6
```

Example: Average Delay

- Calculate average delay on handshaking bus
- Two states:
 - Waiting: ($\&\& \text{ req } (! \text{ ack})$)
 - Sending: ($\&\& \text{ req } \text{ ack}$)
- Count states
- Result = $|\text{waiting}| / |\text{sending}|$

(whenever clk
... always evaluated when $\text{clk} = 1$...)




Example: Average Delay (1)

- Calculate average delay on handshaking bus
- Two states:
 - Waiting: (&& req (! ack))
 - Sending: (&& req ack)
- Count states
- Result = |waiting| / |sending|

```
(whenever (rising clk)
  (when (&& req (! ack)) (inc wait))
  (when (&& req ack) (inc packets)))

(print (/ wait packets))
```



$$(3+2+1+2) / 4 = 8/4 = 2$$


Groups

- HW designs ideal for writing generic code!
 - Handshaking is common
 - Standardized interfaces (AXI, AHB, Wishbone, SPI, ...)
- For example, two instances of the handshaking bus
- Write expressions only using the shared suffix of the name
- Expand #suffix to full name
 - #req => either `comp1.req` or `comp2.req`

- `clk`
- `comp1.req`
- `comp1.ack`
- `comp2.req`
- `comp2.ack`



- `comp1.`
- `comp2.`



Hands-On: Groups

```
>-> SIGNALS
(... "comp1.clk" "comp1.ready" "comp1.valid"
     "comp2.clk" "comp2.ready" "comp2.valid")
>-> (groups clk ready valid)
("comp1." "comp2.")
>-> (groups clk)
("" "comp1." "comp2.")
```


Example: Average Delay (2)

```
(groups req ack) => (comp1. comp2.)
```

- Wrap analysis in `in-groups` function
- Expression evaluated in each group
- `#signal` expanded to full name

```
(in-groups (groups req ack)
  (whenever (rising clk)
    (when (&& #req (! #ack)) (inc wait))
    (when (&& #req #ack) (inc packets))))

(print (/ wait packets))
```



$$((3+2+1+2) + (4+2+1)) / 7 = (8 + 7) / 7 = 15/7 \approx 2.1$$

Other WAL Features

- Data Structures
 - Lists:
 - `(first list), (second list), (rest list), ...`
 - `list[i], list[h:l]`
 - `fold, map, for , ...`
 - Hashmaps:
 - `(geta symbol key1 key2 ...)`
 - `(seta symbol key1 key2 ... data)`
- Extracting bits from signals
 - `signal[i], signal[h:l]`
- WAL as a compilation target from other languages

Applications: Reports of Processors, Buses

Core	Configuration	IPC	Stalled Cycles
SERV	Servant	0.02	Not pipelined
PicoRv32	Default	0.24	Not pipelined
VexRiscv	MicroNoCsr	0.33	63%
VexRiscv	Smallest	0.33	66%
VexRiscv	SmallAndProductive	0.42	54%
VexRiscv	SmallAndProductiveICache	0.47	51%
VexRiscv	TwoThreeStage	0.47	48%
VexRiscv	Secure	0.57	42%
VexRiscv	Linux	0.59	38%
VexRiscv	Full	0.57	35%
VexRiscv	FullNoMmuMaxPerf	0.63	33%
IBEX	Default	0.63	48%
IBEX	Icache	0.89	19%
TGC	3-Stage	0.61	64%
TGC	4-Stage v1	0.72	49%
TGC	4-Stage v2	0.70	45%
TGC	4-Stage v3	0.70	44%
TGC	4-Stage v4	0.68	43%
TGC	5-Stage	0.78	40%

```
"tb.dut.mem_wrapper.axi4_source1": {
  transactions: [
    {
      "id": 0,
      "start": 1511,
      "addr": f028,
      "duration": 5234,
      ...
    }
    {
      "id": 1,
      "start": 1541,
      "addr": f032,
      "duration": 3234,
      ...
    }
  ]
}
"tb.dut.mem_wrapper.axi4_source2": {
  transactions: [
    ...
  ]
}
```

Applications: Pipeline Explorer

SonicRV
Examples
Editor CPU Waveform
About

Steps					
PC	fetch	decode	execute	memory	writeback
0	addi x1, x0, 0				
4	addi x2, x0, 1	addi x1, x0, 0			
8	addi x10, x0, 7	addi x2, x0, 1	addi x1, x0, 0		
C	bge x0, x10, .+24	addi x10, x0, 7	addi x2, x0, 1	addi x1, x0, 0	
10	add x3, x1, x2	bge x0, x10, .+24	addi x10, x0, 7	addi x2, x0, 1	addi x1, x0, 0
14	addi x1, x2, 0	add x3, x1, x2	bge x0, x10, .+24	addi x10, x0, 7	addi x2, x0, 1
24	addi x10, x1, 0	addi x1, x2, 0	add x3, x1, x2	bge x0, x10, .+24	addi x10, x0, 7
28		addi x10, x1, 0	addi x1, x2, 0	add x3, x1, x2	bge x0, x10, .+24
2C			addi x10, x1, 0	addi x1, x2, 0	add x3, x1, x2
30				addi x10, x1, 0	addi x1, x2, 0
34					addi x10, x1, 0
38					

Zoom in
Zoom Out
Reset

Registers

Signal	Value
x1	0
x2	0
x3	0

Institute for Complex Systems
Johannes Kepler University

```

(require pipeline)

(stage fetch
  (value tb.dut.dp.instrf@1)
  (stall tb.dut.dp.stallf)
  (log stallf
   tb.dut.dp.stallf)
  (log pc tb.dut.dp.pcf))

(stage decode
  (update (!
   tb.dut.dp.stalld))
  (stall tb.dut.dp.stalld)
  (flush tb.dut.dp.flushd)

  (log pc fetch-pc@-1)
  (log rd tb.dut.dp.rdd)
  (log rs1 tb.dut.dp.rs1d)
  (log rs2 tb.dut.dp.rs2d))

(stage execute
  (update (!
   tb.dut.dp.flushf))
  (flush tb.dut.dp.flushf)
  (log pc decode-pc@-1))

(stage memory)

(stage writeback)
  
```

Applications: SVA on Waveforms

The screenshot displays a verification tool interface with three main panels:

- Trace:** Shows the file path 'examples/ics-sc/ics-sc.fst', time 'TS@MAX-INDEX', and indices 'MAX-INDEX'.
- Design Hierarchy:** A tree view showing the design structure, including components like 'std_logic_textio', 'testbench', 'testbench.dut', and 'testbench.dut.rvsingle'.
- SVA Callbacks:** Contains the following code:

```
'define OP_LUI 'b0110111
'define OP_AUIPC 'b0010111
'define OP_ARITH 'b0010011
'define OP_LOAD 'b0000011
'define OP_STORE 'b0100011
'define OP_JAL 'b1101111

'define F7_BRANCH 'b1100011

'define F3_BEQ 'b000
'define F3_BNE 'b001
'define F3_BLTS 'b100
'define F3_BGES 'b101
'define F3_BLTU 'b110
'define F3_BGEU 'b111

'define reg_update_on_write(REGN) \
reg_REGN_update_on_write: assert property( \
@(posedge testbench.clk) \
disable iff(!testbench.reset) \
(testbench.dut.rvsingle.dp.rf.we3 && (testbench.dut.rvsingle.dp.rf.a3 == REGN)) \
|> (testbench.dut.rvsingle.dp.rf.xREGN == $past(testbench.dut.rvsingle.dp.rf.wd3)) \
);

'define reg_no_change_on_other_write(REGN) \
reg_REGN_no_change_on_other_write: assert property( \
@(posedge testbench.clk) \
disable iff(!testbench.reset) \
(testbench.dut.rvsingle.dp.rf.we3 && (testbench.dut.rvsingle.dp.rf.a3 != REGN)) \
|> $stable(testbench.dut.rvsingle.dp.rf.xREGN) \
);

'reg_update_on_write(1)
'reg_no_change_on_other_write(1)
'reg_update_on_write(2)
'reg_no_change_on_other_write(2)
'reg_update_on_write(3)
'reg_no_change_on_other_write(3)
'reg_update_on_write(4)
'reg_no_change_on_other_write(4)
'reg_update_on_write(5)
'reg_no_change_on_other_write(5)
'reg_update_on_write(6)
'reg_no_change_on_other_write(6)
'reg_update_on_write(7)
'reg_no_change_on_other_write(7)
'reg_update_on_write(8)
'reg_no_change_on_other_write(8)
'reg_update_on_write(9)
'reg_no_change_on_other_write(9)
'reg_update_on_write(10)
'reg_no_change_on_other_write(10)
'reg_update_on_write(11)
'reg_no_change_on_other_write(11)
'reg_update_on_write(12)
'reg_no_change_on_other_write(12)
'reg_update_on_write(13)
'reg_no_change_on_other_write(13)
'reg_update_on_write(14)
'reg_no_change_on_other_write(14)
'reg_update_on_write(15)
'reg_no_change_on_other_write(15)
'reg_update_on_write(16)
'reg_no_change_on_other_write(16)
'reg_update_on_write(17)
'reg_no_change_on_other_write(17)
'reg_update_on_write(18)
```
- Verification Results:** Lists several failures, such as:
 - 8610000000 -> 8610000000: reg_10_update_on_write, reg_4_update_on_write, reg_1_update_on_write.
 - 8610000000 -> 8620000000: reg_7_update_on_write, reg_2_no_change_on_other_write, reg_8_no_change_on_other_write, reg_5_no_change_on_other_write, reg_10_no_change_on_other_write, reg_6_update_on_write, reg_3_update_on_write, reg_7_no_change_on_other_write, reg_9_update_on_write, reg_1_no_change_on_other_write, reg_4_no_change_on_other_write, reg_11_update_on_write, reg_3_no_change_on_other_write.
 - 8610000000 -> 8620000000: reg_6_no_change_on_other_write, reg_2_update_on_write, reg_9_no_change_on_other_write, reg_5_update_on_write.
 - 4700000000 -> 4800000000: reg_11_no_change_on_other_write, reg_16_update_on_write, reg_14_no_change_on_other_write, reg_17_no_change_on_other_write, reg_19_update_on_write, reg_20_no_change_on_other_write, reg_13_no_change_on_other_write.
 - 4800000000 -> 4900000000: reg_12_update_on_write, reg_18_update_on_write, reg_16_no_change_on_other_write, reg_15_update_on_write, reg_19_no_change_on_other_write, reg_21_update_on_write, reg_22_update_on_write, reg_17_update_on_write, reg_12_no_change_on_other_write, reg_18_no_change_on_other_write, reg_15_no_change_on_other_write, reg_20_update_on_write, reg_21_no_change_on_other_write, reg_22_no_change_on_other_write, reg_28_update_on_write, reg_23_no_change_on_other_write, reg_29_no_change_on_other_write, reg_25_update_on_write, reg_26_no_change_on_other_write, reg_31_update_on_write, reg_23_update_on_write, reg_30_update_on_write, reg_24_update_on_write, reg_27_update_on_write, reg_28_no_change_on_other_write, reg_25_no_change_on_other_write, reg_31_no_change_on_other_write, reg_27_no_change_on_other_write, reg_29_update_on_write, reg_26_update_on_write.

You tried WAL and we listened

- WAL is available now for 3+ years
- We got a lots of feedback since then
- Now we want to make production-ready waveform analysis real
- We are working on a new Product based on your feedback
 - Intuitive C-style syntax
 - Support for much larger waveforms
 - Ready-to-use libraries (AMBA, Ethernet, ...)
 - Tight waveform viewer integration
- Initial release early next year
- Interested, ideas, wishes? Let's talk over a coffee/beer later!

Take-home Message

If you work with waveforms try WAL online or the Python version, reach out, and stay tuned!

Unleash the Full Potential of Your Waveforms

From Extra-functional Analysis to Functional Debug via Programs on Waveforms



Daniel Große, Lucas Klemmer

Institute for Complex Systems (ICS)

Web: jku.at/ics | wal-lang.org

Email: daniel.grosse@jku.at, lucas.klemmer@jku.at



Papers

- Lucas Klemmer and Daniel Große. An Extensible and Flexible Methodology for Analyzing the Cache Performance of Hardware Designs. In *FDL*, 2024. https://ics.jku.at/files/2024FDL_WAL-Cache-Performance-Analysis.pdf
- Lucas Klemmer and Daniel Große. WAVING Goodbye to Manual Waveform Analysis in HDL Design With WAL. In *IEEE Transactions on Computer Aided Design of Circuits and Systems (TCAD)*, 2024. <https://ieeexplore.ieee.org/document/10496480> (**open access PDF**).
- Lucas Klemmer and Daniel Große. Towards a highly interactive design-debug-verification cycle. In *ASP-DAC*, 2024. https://ics.jku.at/files/2024ASPDAC_WAL-VirtualSignals.pdf
- Lucas Klemmer, Frans Skarman, Oscar Gustafsson, and Daniel Große, "Surfer: a waveform viewer as dynamic as RISC-V," In *RISC-V Summit Europe*, 2024. https://ics.jku.at/files/2024RISCVSummit_Surfer.pdf
- Daniel Große, Lucas Klemmer, and Dominik Bonora, "Using formal verification methods for optimization of circuits under external constraints," in *DATE*, 2024. https://ics.jku.at/files/2024DATE_FSYN.pdf
- Lucas Klemmer and Daniel Große. Waveform-based performance analysis of RISC-V processors: late breaking results. In *DAC*, pages 1404-1405, 2022. https://ics.jku.at/files/2022DAC_LBR-Waveform-based-Performance-Analysis-for-RISC-V.pdf
- Lucas Klemmer, Eyck Jentsch, and Daniel Große. Programmable analysis of RISC-V processor simulations using WAL. In *DVCon Europe*, 2022. https://ics.jku.at/files/2022DVCon_Programmable_Analysis_of_RISC-V_Processor_Simulations_using_WAL.pdf
- Lucas Klemmer and Daniel Große. A DSL for visualizing pipelines: A RISC-V case study. In *RISC-V Summit Europe*, 2023. https://ics.jku.at/files/2023RISCVSummit_DSLforVisualizingPipelines.pdf
- Frans Skarman, Lucas Klemmer, Oscar Gustafsson, and Daniel Große. Enhancing compiler-driven HDL design with automatic waveform analysis. In *FDL*, 2023. https://ics.jku.at/files/2023FDL_Enhancing-Compiler-Driven-HDL-Design-with-WAL.pdf
- Lucas Klemmer and Daniel Große. WAL: a novel waveform analysis language for advanced design understanding and debugging. In *ASP-DAC*, pages 358-364, 2022. https://ics.jku.at/files/2022ASPDAC_WAL.pdf