



























































































































































































Testhench					
resuberien	Acceler	ation Re	sults with	1 Veloce	ST Microelectronic Success Story
De	esign Size (gates)	Simulation Time (hrs)	Acceleration Time (sec)	Speed-up	Previous acceleration T.A.T Simulation - Emulation - Writigation Success
Application Processor	+200M 34M	151	3050	177X	ST deployed Questa & Veloce UVM V/IP TBY
Graphics Sub-System	8M	85 1/2	635	491X	Current Questa to Veloce T.A.T
Mobile Display Processor	1.2M	5	45	399X	— A few hours — A few hours — Particular and the second of
Memory Controller	1.1M	5	308	60X	Co-emulation will be essential moving ahead, largely because it
Face Recognition Engine	1M	15	6.58	128X	Specifically, it provides a much better way to accelerate
Wireless Multi- Media Sub-System	1M	53	658	288X	simulation while preserving familiar testbench architecture and methodologies.
Raid Engine Controller I	25M	13	174		methodologies.
				268X	Alberto Allara Engineering Manager ST Microlelectronics
Raid Engine Controller II	25M	15.5	327	171X	Alberto Allara, Engineering Manager, ST Microlelectronics
Collateral f Verification Academ Course: System Course: System Course: System Unit Costoboor Publications Publications System	254 for Furtl Werking Testbench Ac Testbench Accelerat Stratation to Emo	15.5 her Learr coderation the sector and the term of the sector and the term of term	332 hing tion ble U/H Framework* 47 to Improve Methodo iffoation and Validation of	200X 171X	Aberto Allara, Engineering Manager, ST Microkelettonia.
Verification Academ Verification Academ Course: System Course: System Course: System Verification	254 FOR FURCE Werlog Testberch Ac Testberch Accelerat m Simulation to Eme : "Accelerating Syste (Design Using HW schOrkline: "Unifying relopment of a Unifie	15.5 her Learn coleration dion through Co-Enular millering UNM-based I Emulator ² Hardware Assisted Ver bardware for Acceleration of Padform for Acceleration	327 hing tion the UVH Framework* VP to Improve Methodo Ification and Validation of teld Soc' Verification and teld Soc' Verification and	200X 171X	
Verification Academy Course System	234 for Furtl Veriog Testench Ac Testench Accelerat m Simulation to Ens. 1: "Accelerating Syste Verificities" Unifying relopment of a Unified verification of a Unified verifi	15.5 her Learn coleration dion through Co-Emula millering UMM-based I Emulator [®] Hardware Assisted Ver del Raform for Accelera del Raform for Accelera vertification Succession = Vertification Succession	327 hing tion the UVH Framework* UP to Improve Methodo ification and Validation intel Sock Verification and ref	200X	Indextor Allars, Engineering Manager, ST Microbeleturoista Indextor Allars, Engineeringe Manager, ST Microbeleturoista Indextor All
Contract of the second	254 for Furtl Wellog Testench A Testench Accelerat an Simulation to Em. 2: Accelerating Syste 2: Constructing Syste 2: Constructin	15.5 her Learr coderation non through Co-Envalue sector A fully Reused in Finderation Hardware Assisted Ver Hardware Assisted Ver Verification Success infinition of Nacobert I Verification Success I Verification of Nacobert I Verification Success I Verification Context I Verifica	337 hing 500 ble UVM Framework" dP to Improve Hethodo iffication and Validation of dF data Sock Verification and de Sock Verification and social de So	200X	Image: State of the state
Contract of the second	234 For Furt W W Weikeg Testhench Ar Testhench Accelerat ans Simulation to Em. B. Senderston Switch Madion + Emulation Indian + Emulation Indian + Emulation Indian + Emulation Indian + Emulation Indian + Emulation	15.5 her Learn coloration information automation	327 ing box box box box box box box box	2088. 3733.	







