

Portable Stimulus Standard Tutorial

Hiroshi Hosokawa

Canon U.S.A.



Agenda

PSS Introduction

Developing Reusable Test Content at Block Level

Sub-system and SoC-level testing


PSS new features and conclusion




PSS Introduction



Methodology Shifts Require New Thinking




- SystemVerilog brought a new approach to Verification
- Standardized features from other proprietary languages
- Directed testing → Constrained-Random



 Constrained-Random requires Functional Coverage to know what happened

PSS is Declarative

Brings Constrained-Random Generation to the Scenario Level



- Higher level of abstraction
 - Consice models
- Describe a much larger set of tests
- Specifies rules to define the set of possible scenarios
 - Scheduling constraints between actions
 - Data flow requirements between actions
 - Data constraints
 - Target-specific resource constraints
- Tool generates code to execute on Target Platform
 - Each unique solution is effectively a directed test
 - May infer action executions to meet rule requirements
 - "Overlaying" tests effectively covers the desired test space


What is a Portable Stimulus Model?

The Abstract Model

What does it do




 How does it do what it does






A complement to UVM, not a replacement


PSS is a stimulus language




A complement to UVM, not a replacement


Behavior = Action







- Behavior = Action
- Schedule = Activity







- Behavior = Action
- Schedule = Activity
- Sequential Data = Buffer







- Behavior = Action
- Schedule = Activity
- Sequential Data = Buffer
- Parallel Data = Stream






- Behavior = Action
- Schedule = Activity
- Sequential Data = Buffer
- Parallel Data = Stream
- State info = State







- Behavior = Action
- Schedule = Activity
- Sequential Data = Buffer
- Parallel Data = Stream
- State info = State
- In UVM, PSS can create a set of sequences
 - Run in existing UVM env




Easier to specify constraints at scenario level





Rules allow scenarios to be inferred from partial specification





Scheduling built into generated test regardless of target





The Rubber Meets the Road





The Abstract Model must be implemented on different targets



Atomic Actions → target code

Target code modeled in exec blocks




Generator assembles target code according to Activity schedule

Action

Exec Block

Exec Blocks Define the Target Implementation

Target Templates Define 1:1 Mapping




Target templates require a separate exec block for each target language Managed in PSS via inheritance or extension




Exec Blocks Define the Target Implementation

Procedural Interface Isolates Exec Block from Target Language




Procedural Interface defines functions that map to functions(/tasks) in the target language.

Values passed as arguments




Still have to define possibly complex algorithms in each target language



Procedural Interface lets you have one exec block per action type Simplifies PSS code management

Exec Blocks Define the Target Implementation

Procedural Constructs Move Complex Flow Control to PSS



Algorithm is specifed in exec block Imported methods called accordingly




Complex control flow generated from PSS Language-specific code is much simpler





Procedural Constructs provide maximum reuse by simplifying the migration between languages


PSS Generalized Tool Flow



Generated Code Assembled According to Activity Schedule











Generated Code Assembled According to Activity Schedule









Developing Reusable Test Content at Block Level



PSS Test Content at Block-IP level

Goals and Requirements

- Create reusable content for IP consumer teams to use
 - Initialize IP in specific modes
 - Exercise key IP operations
- Exercise key configurations as requested by consumer team
 - Collect coverage metrics to confirm
- Test content must run in UVM and embedded-software environments

Benefits to the Block-level Testing

- More-easily create complex scenario-level tests
- Shared medium to discuss test scenarios with other teams
 - Architecture, SoC DV, firmware, driver, validation, etc


PSS Modeling and Realization

Modeling

- Capture the 'what' of a test
- Capture relationships and requirements

Realization

- How do we carry out behavior?
- What functions to we call?
- What values (from the modeling layer) to we pass?
- Data selected in the Modeling layer used in Realization



```
cregs.src_addr.write_val(addr_value(dat_i.mem_h));
cregs.dst_addr.write_val(addr(value(dat_o.mem_h));
cregs.sz.write_field("TOT_SZ", dat_i.size);

cregs.status.write_field("EN", 1);

while (cregs.status.read().DONE == 0) {
   yield;
}
```

Simplifying Register Programming with a RAL

- Register Access Layers exist to simplify reading/writing registers and avoid mistakes
 - Define mnemonics for registers and fields, so we don't have to remember addresses and bit positions

Most methodologies have one or more RAL

- C/C++ -- structs, unions, macros
- UVM UVM register model
- PSS PSS register-access layer
- Most device-specific RALs are generated from a higher-level description

PSS RAL Overview

- PSS defines data types for capturing a RAL in the Core Library
- The PSS RAL targets the requirements of bare-metal software tests
 - Light-weight, intended to enable tools to scale to huge register maps
- The RAL for an IP is easily reused in a larger system context
 - Self-contained and addressed relative to its parent
- Provides access methods that simplify programming-sequence creation
 - Read/write by integer value
 - Read/write by bitfield view
 - Read/modify/write operation to update fields with compact code



- 23. PSS core library
- 23.1 String formatting and output
 - 23.2 File operations
 - 23.3 Error reporting
- > 23.4 Randomization
- > 23.5 Floating-point
- 23.6 Executors
- 23.7 Address spaces
- 23.8 Allocation within address spaces
- 23.9 Data layout and access operations
- 23.10 Registers



Defining PSS Register Layout

PSS packed struct specifies register field layout

- Specify width of each field
- Position specifies the offset within the register

PSS register group collects registers

- Contains reg fields defined in terms of packed structs
- Implements a function to map fields to relative offsets

PSS RAL types are defined in the PSS Core Library

```
struct uart_ctrl_ua_mr_reg_s : packed_s<> {
    bit[1] cclk;
    bit[2] chrl;
    bit[3] par;
    bit[2] nbstop;
    bit[2] chmode;
    bit[1] clks;
    bit[1] irmode;
    bit[20] reserved;
}
```

```
pure component uart_ctrl_regs : reg_group_c {
    reg_c<uart_ctrl_ua_cr_reg_s,READWRITE,32> ua_cr;
    reg_c<uart_ctrl_ua_mr_reg_s,READWRITE,32> ua_mr;

pure function bit[64] get_offset_of_instance(string name) {
        if (name == "ua_cr") return 0x0;
        if (name == "ua_mr") return 0x4;
    }
}
```



Reading/Writing Registers with the PSS RAL

PSS registers provide several read/write APIs

Register Access Function	Purpose
void write(packed_s reg_struct)	Write register struct
packed_s read()	Read register struct
void write_val(bit[SZ] reg_value)	Write register value
bit[SZ] read_val()	Read register value

```
rand bit[2] stop_bits;
constraint stop_bits == 2;

exec body {
    ua_mr_reg_s mr_reg_temp;

    mr_reg_temp.par = 1;
    mr_reg_temp.nbstop = stop_bits;
    mr_reg_temp.chmode = 0;

    // Write Mode Register
    comp.regs.ua_mr_reg.write(mr_reg_temp);
}
```

Single-call read-modify-write simplifies programming sequences

Register Access Function	Purpose
void write_masked(R mask, R val)	Masked write of a struct
void write_val_masked(bit[SZ] mask, bis[SZ] val)	Masked write of a integer
void write_field(bit[string name, bit[SZ] val)	Write a named field
<pre>void write_fields(list<string> names, list<bit[sz]> vals)</bit[sz]></string></pre>	Write a set of named fields

How is a PSS RAL Created?

We could hand-type, of course... RTL But, many tools exist to help **UVM IP-XACT** PSS Register Automation SystemRDL Tool Docs Custom Etc... (CSV, XML)

Modeling: IP Behavior - Initialization

- Nearly all IPs need to be initialized before use
 - DMA needs to configure channels and interrupts
 - UART needs to set baud rate, etc
- Typical to use a state object to store initialization data
 - Accessible by any action using the IP *component*
 - Prevents changes to the initialized mode while the IP is in use


Want to provide a variety of initialization actions

- Full-random initialization
- Fully-fixed 'sanity' initialization
- Fixed along specific axes, etc.

```
action uart_init {
  output uart_init_s init_o;

// ...
}
```

```
state uart_init_s {
  rand bit[4] in [5..8] bits;
  rand bit stop;
  rand bit parity_en;
  rand bit parity_even;
  rand bit[32] in
    [9600,19200,38400,115200] baud;
}
```



Test Realization: UART Register Definition

Focus on what we need for initialization

 Mostly the line-control register (LCR) struct lcr_s : packed_s<> { bit[2] bits; // 5=0 ... 8=3 bit stop; Define layout of fields within the bit parity_en; register bit parity even; bit[3] rsvd; pure component uart_regs_c : reg_group_c { reg c<bit[8]> rxtx b; Specify layout of registers within reg c<ier s> ier; reg_c<iir_s> iir; the UART reg c<lcr s> lcr; reg c<bit[8]> dlab0; reg_c<bit[8]> dlab1;

Test Realization: Programming Sequence

Programming sequence is simple and compact

- Translate from selected config mode to registers

```
state uart_init_s {
  rand bit[4] in [5..8] bits;
  rand bit stop;
  rand bit parity_en;
  rand bit parity_even;
  rand bit[32] in
    [9600,19200,38400,115200] baud;
}
```

Program mode settings

Calculate the divider settings and program the registers

```
component uart c {
  ref uart regs c regs;
  int SYSCLK FREQ = 50 000 000;
  action uart init {
    <del>output</del>uart_init_s
                          init o;
    exec body {
      // Initialize UART mode
      comp.regs.lcr.write({
        .bits = (init o.bits-5),
        .stop = init o.stop,
        .parity en = init o.parity en,
        .parity even = init o.parity even
      bit[32] div =
        comp.SYSCLK FREQ/(16*init o.baud);
      comp.regs.dlab0.write val(div[7:0]);
      comp.regs.dlab1.write_val(div[15:8]);
```

Modeling: Specialized Initialization Actions

- The base UART initialization action is fully-random
 - Can select any combination of values
- Typically, there is a set of common modes in which to initialize an IP
- Define these as specializations of the base (fully-random) initialization action
 - Some with fully-specified parameters
 - Others with some variability

```
action uart_init_sanity : uart_init {
  constraint init_o.baud == 9600;
  constraint init_o.parity_en == 0;
  constraint init_o.bits == 8;
  constraint init_o.stop == 1;
}
```

```
action uart_init_n81 : uart_init {
  constraint init_o.parity_en == 0;
  constraint init_o.bits == 8;
  constraint init_o.stop == 1;
}
```

Automatically reuse register-programming sequence defined in the base action


Modeling: Requiring Initialization

- Encoding pre-conditions is a key aspect of creating reusable test content
 - In this case, that the IP must be initialized, possibly in a specific mode
- PSS state objects allow us to require IP initialization before use
 - Initialization actions set the state to non-initial
 - Behavior actions require a non-initial state

Requires at least one initialization action to run before this action

```
action uart_tx {
  input uart_init_s init_i;
  input mem_b dat_i;

constraint !init_i.initial;
}
```




- PSS tools detect if we attempt to use an IP before initialization
 - Randomly *infer* a valid initialization action
 - Report an error if no initialization action exists to be inferred

Methodology: Factoring Out Commonalities

- It's likely that all of our behavior actions depend on a properly-initialized IP
- It's good practice to factor out core requirements like this to an abstract base action
 - Abstract means that the action is just a building block, and won't independently

```
action uart_tx {
  input uart_init_s init_i;
  input mem_b dat_i;

constraint !init_i.initial;
}
```



```
abstract action uart_base {
  input uart_init_s init_i;

  constraint !init_i.initial;
}
```

```
action uart_tx : uart_base {
  input mem_b dat_i;
}
```

```
action uart_rx : uart_base {
  output mem_b dat_o;
}
```

Placing Requirements on Initialization Mode

- Thus far, we have just required the IP is initialized
 - Any randomly-selected initialization mode is okay
- Often, we also need it to be initialized in some specific way
- Constraining the initialized state adds a requirement
 - Must initialize in high-speed mode to test large data transfer

Initialization Coverage - UART

- One of our block-level deliverables is coverage of key initialization modes
- PSS covergroups collect coverage metrics
- Covergroups are sampled automatically
 - E.g., at the end of action execution
- Can predict coverage before tests run
 - Coverage is on stimulus fully under our control
 - Shortens time to identify and close coverage holes

```
action uart init {
  output uart init s init o;
 covergroup {
    baud cp : coverpoint init o.baud;
    bits cp : coverpoint init o.bits;
    baud_bits_cr : cross baud_cp, bits_cp;
    parity en cp : coverpoint init o.parity en;
    parity even cp : coverpoint
        init o.parity even
        iff (init o.parity en);
    parity cr : cross
      parity_en_cp,
      parity even cp iff (init o.parity en);
  } uart_init_cov;
```

DMA Behavior – Single DMA Transfer


- Our simplest DMA operation is a memory-to-memory copy
 - It copies memory from a source memory block to a destination

Memory-to-memory pre-conditions

- DMA IP must have been initialized
- Action must have dedicated access to a DMA channel
- Action must be supplied source memory block to read


Memory-to-memory post-conditions

- Memory-to-memory operation produces a destination memory block




PSS Action Outline

- Our PSS 'memory-to-memory' action captures these requirements
- And, enforces some required relationships



Modeling: Claiming Memory

- The mem-to-mem action produces a block of memory
 - Memory is allocated via a memory *claim* within the memory buffer
 - The newly-created memory block is passed out via the output memory buffer
- Claimed memory is automatically allocated and freed
 - Ensures parallel activity uses unique memory regions
 - Avoids memory leaks



- Org-common library
- Think about consumer team
- Data producer?
- Accellera-std library in the works

Test Realization – DMA Single Transfer

We can now implement the connection between action-level model and device registers

- Easily specify programming seq
 - Standard control-flow statements
 - Register- and memory-access methods

Get the channel registers for the target DMA channel

Integer values can be written to registers

Individual fields can be updated with read-modify-write operations

Wait for transfer completion

```
action dma m2m {
 input mem b
                        dat i;
 input dma init s
                        init i;
 lock dma chan r
                        channel;
 output mem b
                        dat o;
 // ...
 exec body {
    ref channel regs cregs =
        comp.regs.channels[channel.instance_id];
   cregs.src_addr.write_val(addr_value(dat_i.mem_h));
   cregs.dst addr.write val(addr(value(dat o.mem h));
   cregs.sz.write field("TOT SZ", dat i.size);
   →cregs.status.write field("EN", 1);
   while (cregs.status.read().DONE == 0) {
     yield;
```

Modeling: Encapsulating Complex Behaviors

- IP operations often involve multiple steps that, as a group
 - Place internal and external requirements around memory lifetime
 - Place temporal requirements on resource availability
- PSS enables encapsulating these behaviors with their requirements
 - Ensures that the behaviors are internally consistent
 - Ensures that usage is consistent with requirements
- Goal is to deliver easy-to-use behaviors
 - Expose top-level 'knobs' to enable control
 - Hide details from end users


Modeling: Encapsulating Complex Behaviors

The DMA Engine supports chained transfers via in-memory descriptors

- Each descriptor performs a copy between memory regions
- Descriptors 'linked' together into a descriptor chain
- Descriptor-chain memory must be valid for the duration of the transfer
- Data in source regions must be valid before transfer starts
- Data in destination regions is only legal once the full transfer completes


Goal: encapsulate task of creating and running a chained transfer


- Capture requirements around memory usage and lifetime
- Capture programming sequence for descriptor setup and transfer
- Provide a simple action to produce chained transfers of various lengths



Modeling: Building a Descriptor Chain

- Key operation: add descriptor to the chain
- Two possibilities
 - Add last descriptor -- 'next' pointer points to null
 - Add non-last descriptor 'next' pointer points to previous
- Key data: last descriptor pointer and accumulated memory blocks
 - Model with a buffer
- Two actions:
 - Initialize chain (marks end of the chain)
 - Add new descriptor





Modeling: DMA 'chain' buffer

The descriptor chain is built starting at the end


- First descriptor built is the tail of the chain
- Last descriptor built is the head of the chain processed by DMA

• Must manage two things while building the transfer

- Handle to the previously-build descriptor
 - "next" descriptor for the DMA engine to process
- Handle to memory regions used by the transfer
 - Prevents them from being freed until they've been used

Encapsulate this data in a buffer

- list to hold memory handle
- address handle pointing to the next descriptor
 - Or, null, if at the end of the chain



```
buffer dma_chain_b {
  list<addr_handle_t> mem_h;
  addr_handle_t next_desc;
}
```

Modeling: Add-Descriptor Action

- The add-descriptor action
 - Claim source, destination, descriptor, memory
 - Propagates the 'chain' buffer data
- Remember: just setting up the transfer
 - The full chained transfer runs later

Specify relationships around allocated memory

Update descriptor-chain 'head' and 'previous' references

Save all address handles to extend their lifetime to the end of the transfer

```
action dma chain add {
 input chain b
                      chain i;
 output chain b
                       chain o;
 input dat b
                      dat i;
 output dat b
                      dat o;
 rand addr claim s<> desc claim;
 addr handle t
                      desc h;
 constraint desc claim.size ==
     sizeof s<dma desc s>::nbytes;
 constraint dat i.size == dat o.size;
 exec post solve {
   desc_h = make_handle_from_claim(desc_claim);
    chain_o.next_desc = desc_h;
    chain o.mem h = chain i.mem h;
    chain_o.mem_h.push_back(desc_h);
    chain o.mem h.push back(dat i.data h);
    chain_o.mem_h.push_back(dat_o.data_h);
```

Test Realization: Descriptor Packed Struct

Represent in-memory descriptors with packed structs struct dma_desc_csr_s : packed_s<> { bit[12] SZ; Use to model DMA-descriptor memory bit[4] rsvd1; bit dst, src; Model subfields when needed bit inc dst, inc src; bit eol; struct dma_desc_s : packed_s<> { dma desc csr s csr; Combine with fields of other bit[32] src_addr; fixed-size data types bit[32] dst addr; bit[32] next;

Test Realization: Populating Descriptor Chain Link

- Populate DMA 'desc'
- Write to memory

Populate transfer size and src/dst addresses

Populate next-descriptor pointer

Write descriptor to memory

```
action dma_chain_add {
 input chain b
                    chain i;
 input dat b
                    dat i;
 output dat b dat o;
 rand addr claim s<> desc claim;
 addr handle t desc h;
 exec body {
   dma desc s desc;
   desc.sz = dat i.size;
   desc.src addr = addr value(dat i.data h);
   desc.dst_addr = addr_value(dat_o.data_h);
   desc.csr.eol = (chain i.next desc == null)?1:0;
  →desc.next = (chain_i.next_desc == null)?
     addr value(chain i.next desc):0;
  →write struct(desc h, desc);
```

Test Realization: Running Chained Transfer

action dma run chain { Many similarities to single-transfer input chain b chain i; lock dma chan r channel: Start and poll for completion via registers exec body { ref channel regs cregs = Get handle to channel-specific comp.regs.channels[channel.instance id]; registers cregs.desc.write val(Specify the head of the descriptor addr value(chain i.next desc)); chain cregs.status.write fields(Enable the DMA channel in {"USE_ED", "EN"}, {1, 1}); 'external descriptor' mode while (cregs.status.read().DONE == 0) { Wait for transfer to complete yield;



Modeling: Encapsulating Transfer-Chain Building

Now, let's create the reusable 'descriptor-chain transfer' action


len
dma_chained_xfer

Execute init-chain action

Create the selected number of descriptors

Execute the 'perform-transfer' action

```
action dma chained xfer {
  rand bit[32] in [1..256]
                                 len;
  activity {
    H: do dma chain init;
    replicate (i : len) D[]: {
      if (i > 0)
        bind D[i-1].A.chain o
        D[i].A.chain i;
      A: do dma chain add;
    bind H.chain o D[0].A.chain i;
    T: do dma run chain;
    bind D[len-1].A.chain o T.chain i;
```



Modeling Wrap-up: IP-centric PSS Component

- We've been focused on the IP behaviors
 - Modeling pre-conditions and requirements
 - Modeling test realization targeting memory and registers
- We encapsulate those behaviors (actions) with required IP resources in a component
 - Reference to the IP register group
 - Pool of resources
 - state pool that holds the current initialized state
- IP component is independent of integration level
 - Same at IP, subsystem, and SoC

```
component dma_c {
  ref dma_regs_c regs;
  dma_chan_r [4] channels;
  pool dma_init_s init_s;

action dma_m2m { /* ... */ }
}
```

Environment-specific details go in the containing component

PSS Environment Integration

- Every verification environment has specific characteristics
 - Memory map
 - Mechanism used to access memory

- ...

Collect these specifics in a top-level PSS component

- Ensures that IP-specific component is environment-independent

IP-specific PSS component

Env-specific register block

Connecting IP register reference to env-specific register block


Connecting IP register block

Connecting IP register reference to env-specific register block

| Connecting IP register reference to env-specific register block | Connecting IP register

Connecting PSS to a SystemVerilog Testbench

- Programming sequences interact with IPs via memory and memory-mapped registers
- PSS defines a standard set of read/write routines for accessing memory
 - May be called directly by user-defined test realization
 - Called indirectly when user-defined test realization reads/writes registers
- Implement these read/write functions in terms of target environment
- Direct to BFM
 - Implement read/write methods in terms of your BFM API
- Connect to UVM Reg at address level
 - Implement read/write methods by calling UVM register-model API



PSS at IP-Block Level: Summary

Captured


- Test content to Initialize our IPs
- Test content to exercise key behaviors
- Register-access layer to interact with IP registers
- Rules that document our actions' requirements

Behaviors capture requirements for their execution

- IP must be initialization before use
- Resources required by each behavior
- Memory required by each behavior

Requirements Capture+Test Realization = Portability

- Can automatically detect missing requirements (eg missing initialization)
- PSS processing tools can *infer* an action to satisfy the requirement
- Requirements provide automatic documentation





Sub-system and SoC-level testing with PSS



PSS for SoC / Sub-system: Goals and Requirements

Focus on integration aspects that are often custom in SoC designs

- HW/FW logic that is *prone to bugs*
 - Not verified in lower-level environments
- Some aspects of desired behavior not explicitly covered in formal specs
 - Subject to "soft" issues, such as overall power consumption and performance, not just clear-cut functional bugs
- Capture and drive System-Level Functional Coverage metrics

Typical examples of PSS test content at SoC and Sub-system levels:

- SoC integration: coalesce unit tests into cross-IP flows to exercise data paths and system concurrency
 - Can be instrumented for performance measurements
- Power management and chip bring-up: exercise IP power-cycle sequences and SoC boot flows
 - Generate directed-random sequences of power state transitions on cores/clusters and IPs/subsystems
 - Cross power-related flows with functional "traffic" tests: archetype of system use-cases
- Additional SoC-level aspects: exercise interrupt controllers, chip frequency switching ...





Test Content for SoC / Sub-system: Challenges

- Facilitate portability across diverse execution platforms
 - Simulation: coreless with BFMs or processor-driven
 - Fast platforms (emulation): coreless with transactors/AVIPs or processor driven
 - Post-Si: Silicon board, ATE testers processor driven
- Quickly initialize required IPs
- Generate complex and valid cross-IP traffic patterns
 - Parallel traffic avoiding resource conflicts
 - Memory allocation management
- Accommodate changes in register memory maps
- Prove coverage of key concurrent behaviors
- Unify scenario space model across all testing environments
 - Reuse abstract test content on transition from register to driver-based testing







Assembling PSS View of a Modern SoC Design:

From Vision to Deployable Methodology and Production Use

Typical PSS environment:

- Hierarchy of abstract models SoC, SubSys, IP
- Residing on top of Test Realization Layer





PSS is agile - any modeling approach is viable! Top-to-Bottom, Bottom-to-Top or "somewhere in between" Next slides describe roles and interaction of these layers

PSS Modeling of SoC - Top to Bottom approach

- PSS models formally span Test Spaces
 - Rules of the game

Chess Index

- Participating entities, actors and their properties
- Behaviors, their properties and dependencies

- Interesting use-cases, per Test Plan - Naturally map onto System-Level Coverage Goals

PSS Modeling mindset

- Focus on formally spanning test space of SoC
- Use PSS activities to describe Use-Cases per test-plan
- Capture key, imperative testing aspects as PSS coverage goals

SoC - Level **PSS Use-Cases**



Real-world scenarios

- system traffic concurrency
- performance
- power
- cache coherency





Scenario building blocks and rules

- Power-up and IP initialization rules
- Basic IP scenarios initialization, configuration, traffic

PSS activities traverse Test Spaces

- Specific Plays within the game

Cross-IP traffic scenarios



SoC - Level



Structural entities

- Subsystem models
- IP models



IP and SubSystem Models

Test Realization Layer

Multi-platform Target Execution Environment

Modeling cross-IP flows at SoC Level

```
// SoC - level Use-Case
                                                                                                                Solve for legal,
// DMA IP-level unit test
                                                            action test uart with dma {
                                                                                                                random
action single dma xfer descr {
                                                              activity {
                                                                                                                scheduling of
  activity {
                                                                schedule {
                                                                                                                sub-activities.
    sequence {
                                                                   do dma_c::single_dma_xfer_descr;
      do psm memory ops c::write data ;
                                                                                                                Perform resource
                                                                   do dma c::uart tx rx;
      do dma c::descr xfer;
                                                                                                                and memory
      do psm memory ops c::read_check data;
                                                                                                                allocation, assign
                                                                                                                programming
                                                                                                                cores
                                                                       write data
                                                                                          UART unit test
                                                          DMA unit test
                                                                                                                  Inferred actions
// UART IP-level unit test
action uart tx rx {
                                                                                         init uart
  activity {
                                                          alloc_first_descr
    sequence {
                                                                                 config_uart
                                                                                               (vip uart config
      parallel {
                                                            chained_xfer
        do uart c::tx uart data;
        do uart vip c::vip uart receive; }
                                                                                tx_uart data
                                                                                               (vip_uart_recieve)
                                                            chained xfer
      parallel {
        do uart c::rx uart data;
                                                            chained_xfer
        do uart vip c::vip uart transmit;
                                                                                 rx uart data
                                                                                                (vip uart transmit)
                                                           read check data
```

PSS Modeling of SoC – Let There be IP!

SoC – Level Model





Scenario building blocks and rules

- · Power-up and IP initialization rules
- Basic IP scenarios initialization, configuration, traffic
- · Cross-IP traffic scenarios

Real-world scenarios

- · system traffic concurrency
- performance
- power
- cache coherency





Moving on to development of IP-level models **PSS modeling mindset remains the same!**

- ✓ Focus on formally spanning test spaces of each IP
- ✓ Use PSS activities to describe IP Use-Cases per test-plan
- ✓ Capture key, imperative testing aspects as PSS coverage goals



IP-Level
PSS models



Specify IP connectivity, resources, SW contracts

- Object pools and action bindings
 Capture IP Configuration aspects
 Describe unit-level use cases and behaviors
- Init, config, traffic ...

Test Realization Layer Interface

- exec blocks
- device programming sequences
- instantiate RAL



Multi-platform Target Execution Environment





PSS Modeling of SoC – Devil is in the Detail ...Really?

IP 1 ["vector" model]

atomic actions

exec bodies

IP models level may vary in level of detail: coarse, abstract ←→ fine-grained, detailed

Describe unit-level use cases and behaviors
Init, config, traffic ...
exec blocks, device programming
Specify IP connectivity, resources, SW contracts
Object pools and action bindings
Capture IP Configuration aspects
Instantiate RAL

```
component dma_c {
   // Import "vector" test functionality
   target function void single_dma_xfer_test();
   import function single_dma_xfer_test;
   // DMA IP-level unit test:
   action single_dma_xfer_descr {
      // Atomic action-simply invoke a test vector
      exec body {
        single_dma_xfer_test();
      }
   }
}
single_dma_xfer_descr
```

```
write data
component dma c {
  resource chnl r {}
                                                   alloc first descr
  pool [NUM CHANNELS] chan r;
  action descr xfer { lock chnl r chnl; ...}
                                                     chained_xfer
  // DMA IP-level unit test
  action single dma xfer descr {
  // Compound activity scope refines use case details
   activity {
                                                     chained_xfer
      sequence {
        do psm_memory_ops_c::write_data;
                                                     chained xfer
        do dma c::descr xfer;
        do psm memory ops c::read check data;
                                                    read check data
```

IP 1 [detailed model]

resource pools

RAL

atomic actions

exec bodies

source object

IP config data

definitions


Methodology - Who Owns PSS IP-level Models

IP ownership methodology choice depends on project phase and degree of PSS technology adoption across different teams

IP-Level PSS models



Describe unit-level use cases and behaviors
Init, config, traffic ...
exec blocks, device programming
Specify IP connectivity, resources, SW contracts
Object pools and action bindings
Capture IP Configuration aspects
Instantiate RAL



initial adoption of PSS

SoC team uses IP test vectors, provided by IP teams

- "test vectors" existing tests in C or SV
- supplied as precompiled binaries or source C code Pros:
- Leverage basic PSS for SoC-level scenario composition
- Cheap and quick to deploy (nobody owns IP models)
 Cons:
- Limited controllability (vector tests are monolithic)
- Hard to inter-operate with other unit tests

Widening adoption of PSS

SoC team owns IP level models

Pros:

 Leverage full power of PSS - better controllability and inter-operability with other unit tests

Cons:

- No benefit for IP teams
- Higher upfront investment for SoC team

Company-wide adoption of PSS

IP teams own IP level models, reused by SoC team

Pros:

- Leverage full power of PSS
- Benefits IP teams as well Cons:
- Upfront investment for IP teams





Assembling PSS View of SoC Design -

The Full Picture

SoC - Level **PSS** model

PORTABLE STIMULUS

Instantiate / configure Sub-System, IP and library models Construct SoC-level PSS scenarios

component pss top { SS_A a; SS B b;

Sub-System Level **PSS** models

Instantiate / configure IP and library models Construct higher-level, cross-IP PSS scenarios component SS A{ IP uart uart; IP_dma dma;


component SS B {

component SS X {

IP-Level PSS models

Describe unit-level use cases and behaviors

- Init, config, traffic ...
- exec blocks, device programming Specify IP connectivity and resources
- · Object pools and action bindings Capture IP Configuration aspects Instantiate RAL



component IP dma { resource chnl{}

Domain-Specific Libraries

PORTABLE STIMULUS

Out-of-the box PSS VIP Content

- - Coverage
- ✓ PCle traffic library CXL traffic library
- ✓ Cache coherency verification
- ✓ RiscV
 - ✓ ARMv9

Methodology Library

A library of PSS types, actions and objects

- Accelerates tests creation
- Interoperates with other PSS models
- · Constitutes a framework for reuse
- ✓ Common memory buffer objects
- ✓ Design Configuration Management
- ✓ PSS reg methodology
- ✓ Memory Management methodology

PSS Core Library

Standard portable functionality and utilities for common PSS applications

- Representation of execution contexts
- **Executor-based customizations**
- Memory Management and allocation
- ✓ Representation and access to registers
- Randomization
- File Operations
- Error reporting
- ✓ Floating point

Test Realization Layer

PSS models drive behaviors, represented by leaf-level actions in test case scenarios.

It is done by layering exec body code of these actions on top of APIs, available in the execution environment

- SV/UVM sequences
- **Custom VIP APIs** ✓ Transactor C APIs C F/W Libraries
- ✓ BFM SV and C APIs ✓ MMIO regions

Platform Integration Layer

Separates high-level test intent from the details of how it is implemented in specific execution platform

- Test Build, load, boot IPC + synchronization
- Message logging
- Runtime error handling

Facilitate portability across

Virtual Platform

Simulation

diverse execution platforms

Multi-platform Target Execution Environment


Emulation

FPGA

Silicon Board



Modeling cross-IP flows with PSS activity statements



PSS Coverage: Value-add, Differentiation and ROI

Value-add

- Construction and analysis of system-level functional coverage metrics
 - Portable
 - Abstract
- Predictability
 - Regression suite optimization, faster coverage closure with gen-time coverage prediction

Differentiation

- Enabler of innovative verification methodologies and flows

Cost

- Coverage methodology is consistent with PSS scenario modeling and test generation mindset
- Trainable, deployable

Proven Impact and Differentiation
Low Deployment Cost
= High ROI =

PSS Coverage: Current Capabilities and Applications


- Abstract and high-level, like PSS stimulus itself
 - Required for applications in system level, use-case based and software-driven validation
- Portability: critical enabler for applications on fast platforms with low observability
 - ATE, Emulation, Silicon Boards, bare metal environments
- Enables tools to predict coverage at generation time
 - Possible because PSS scenarios are declarative, can be solved upfront
 - Highly differentiated in comparison to UVM and other procedurally-driven environments
 - Enables flows aimed at generation of exhaustive coverage regression suites
- Easy to define functional coverage spaces over PSS scenario attribute values
 - Structurally, same as SV coverage sets of combinations expressed in terms of cover points, bins and crosses
 - Interoperable with eco-system: other coverage engines .e.g Formal, SV and test plan tracking databases
 - Low adoption barrier and deployment cost
 - Can define coverage goals that span across multiple actions within a scenario
 - Enables specification, collection and tracking of system-level behavioral coverage goals [new in PSS 3.0]




Memory Allocation Consistency in PSS

```
action my_op {
  rand addr_claim_s<> claim;
  constraint claim.size == 20; }
```


```
component pss_top {
  action my_op {
    rand addr_claim_s<> claim;
    constraint claim.size == 20;
  }
  contiguous_addr_space_c<> mem;
  exec init {
    addr_region_s<> region1, region2;
    region1.size = 50;
    mem.add_region(region1);
    region2.size = 10;
    mem.add_region(region2);
  }
}
```





Methodology: Unify Scenario Space Model Across

Environments



```
// UART TX action
action tx_uart_data: uart_base {
  output uart_tx_stream to_ch;
  input config_state config_done;
  constraint config_done.done == true;
  lock uart_tx_status_r busy;
  rand bit[8] data;
  constraint to_ch.data == data;
}
```

PSS is aspect oriented. **extend** high-level, abstract representation of behaviors (actions) to provide **different** implementations of their exec body blocks, capturing low-level device programming logic

```
extend action tx_uart_data {
   exec body {
    uart_ctrl_ua_tfifo_reg_s tfifo;
    tfifo.data[7:0] = data;
    comp.regs.ua_tfifo.write(tfifo);
    while comp.regs.ua_csr.read().tempty == 0) {
        message(NONE, "Checking Transmit done");
        yield;
    }
}
```

Reuse abstract PSS content on transition from register to driverbased testing

Write and

registers

read memory-

mapped H/W

Call C S/W Driver APIs






PSS 3.0 & Wrapping Up



What's Coming in 3.0

Introducing Scenario-Level Behavioral Coverage

- Given a stream of action executions, find out whether a given temporal scenario (query) occurs in this stream
- The cover statement specifies the interesting scenario
- A monitor encapsulates behaviors to be covered
 - A monitor may be implicit (in a cover statement) or explicit
- The answer is yes or no
 - Yes, if the top-level monitor has at least one match,
 - No, otherwise



WR: cover { do write; do read }


New in PSS 3.0: Behavioral Coverage

System-Level coverage goal:

- observe overlapping execution of DMA transfer and UART TX operation

- Cross-cover different cores

```
// Behavioral Coverage Monitor
c: cover {
   activity {
      overlap {
        tx: do uar_c::tx_uart_data;
        dma: do dma_c::chained_xfer;
      }
   }
   covergroup {
      tx_proc: coverpoint tx.core.tag;
      dma_proc: coverpoint xfer.core.tag;
      tpXdp: cross tx_proc, dma_proc;
   } cg;
}
```



PSS 3.0 - Public Review

- Behavioral Coverage, which allows the user to identify a set of actions and data combinations that need to be observed to exercise key functionality.
- String methods, including size() and find(), and the sub-string operator to extract a sub-string from a given string (7.6)
- Support for collections of reference types (7.10)
- Platform qualifiers on function prototype declarations (22.2)
- Support for comments in target-template blocks (22.5)
- Support for yielding control with cooperative multitasking (22.7.14)
- Added an address space group to allow multiple address spaces to share common storage elements (24.9)
- Defined mapping between PSS lists and SystemVerilog Queues (D.5.5)
- Added Annex F to specify the formal semantics of behavioral coverage

Summary: PSS Advantages for SoC Verification Engineers

Productivity



Improves test generation throughput.

Exchange test intent model across multiple teams

Target multiple cores and HVL testbenches

Abstraction



High-level description of test intent in a concise model Strong semantics to capture memory, resource dependencies

Easy to reason, communicate and analyze test scenarios

Reuse



Leverage tests across other platforms, avoid duplication and enable reuse

Portability of tests across projects by clean separation of configuration data from behavioral model

Quality



Correct by construction test scenarios with concurrency, synchronization, deep dependencies, resource management

Action inference automates completion of partially defined scenarios into legal, concrete test cases

Abstract debug of system test failures

Coverage Closure



Faster Coverage closure with upfront coverage analysis

Efficient regression planning: Generate and execute test that contribute to coverage

Collect and analyze System-level coverage from multiple execution platforms

Improve and optimize schedule, quality, machine and human resources!!





Questions?