Tutorial 7 Tutorial on RISC-V Design and Verification

Kevin McDermott - Imperas Software Ltd.

Zdenek Prikryl - Codasip Ltd. Peter Shields - UltraSoC Technologies Ltd.







Tutorial on RISC-V Design and Verification

- Speakers:
 - Kevin McDermott Imperas Software Ltd:
 - Zdenek Prikryl Codasip Ltd.
 - Peter Shields UltraSoC Technologies Ltd.
- RISC-V Tutorial overview
 - 1. Introduction to RISC-V ISA & The RISC-V Foundation: ISA Freedom & innovation
 - 2. Imperas: adding RISC-V custom instructions for software development
 - 3. Codasip: hardware design flow for RISC-V IP core and extensions
 - 4. UltraSoC: on-chip Analytics for SoC, and heterogeneous architectures



Introduction to RISC-V ISA

• <u>https://riscv.org</u>

 RISC-V (pronounced "risk-five") is an open, free ISA enabling a new era of processor innovation through open standard collaboration. Born in academia and research, RISC-V ISA delivers a new level of free, extensible software and hardware freedom on architecture, paving the way for the next 50 years of computing design and innovation.







RISC-V Background

- In 2010, after many years and many projects using MIPS, SPARC, and x86 as basis of research, it was time for the Computer Science team at UC Berkeley to look at what ISAs to use for their next set of projects
- Obvious choices: x86 and ARM
 - x86 impossible too complex, IP issues
 - ARM mostly impossible complex, IP issues
- So UC Berkeley started "3-month project" during the summer of 2010 to develop their own clean-slate ISA





RISC-V Background (cont'd)

- Four years later, in May of 2014, UC Berkeley released frozen base user spec
 - many tapeouts and several research publications along the way
- The name RISC-V (pronounced *risk-five*), was chosen to represent the fifth major RISC ISA design effort at UC Berkeley
 - RISC-I, RISC-II, SOAR, and SPUR were the first four projects with the original RISC-I publications dating back to 1981
- In August 2015, articles of incorporation were filed to create a nonprofit RISC-V Foundation to govern the ISA



What's Different about RISC-V?

- Simple
 - Far smaller than other commercial ISAs
- Clean-slate design
 - Clear separation between user and privileged ISA
 - Avoids µarchitecture or technology-dependent features
- A modular ISA
 - Small standard base ISA
 - Multiple standard extensions
- Designed for *extensibility/specialization*
 - Variable-length instruction encoding
 - Vast opcode space available for instruction-set extensions
- Stable
 - Base and standard extensions are frozen
 - Additions via optional extensions, not new versions





RISC-V Base Plus Standard Extensions

- Four base integer ISAs
 - RV32E, RV32I, RV64I, RV128I
 - Only <50 hardware instructions needed for base
- Standard extensions
 - M: Integer multiply/divide
 - A: Atomic memory operations (AMOs + LR/SC)
 - F: Single-precision floating-point
 - D: Double-precision floating-point
 - G = IMAFD, "General-purpose" ISA
 - Q: Quad-precision floating-point
 - C: compressed 16b encodings for 32b instructions
- All the above are a fairly standard RISC encoding in a fixed 32-bit instruction format





RV32I / RV64I / RV128I

Base Integer 1			
Category Name			4 128)I Base
Loads Load Byte	I	LB	rd,rs1,imm
Load Halfword	I	LH	rd,rs1,imm
Load Word		$L\{W D Q\}$	rd,rs1,imm
Load Byte Unsigned		LBU	rd,rs1,imm
Load Half Unsigned	I	L{H W D}U	rd,rs1,imm
Stores Store Byte	S	SB	rs1,rs2,imm
Store Halfword	-	SH	rs1,rs2,imm
Store Word		S{W D Q}	rs1,rs2,imm
Shifts Shift Left	R	$SLL\{ W D\}$	rd,rs1,rs2
Shift Left Immediate	I	$SLLI{ W D}$	rd,rs1,shamt
Shift Right		SRL{ W D}	rd,rs1,rs2
Shift Right Immediate	Ι	SRLI{ W D}	rd,rs1,shamt
Shift Right Arithmetic		SRA{ W D}	rd,rs1,rs2
Shift Right Arith Imm	Ι	SRAI{ W D}	rd,rs1,shamt
Arithmetic ADD	R	ADD{ W D}	rd,rs1,rs2
ADD Immediate	Ι	ADDI{ W D}	rd,rs1,imm
SUBtract	R	SUB{ W D}	rd,rs1,rs2
Load Upper Imm	U	LUI	rd,imm
Add Upper Imm to PC	U	AUIPC	rd,imm
Logical XOR	R	XOR	rd,rs1,rs2
XOR Immediate	Ι	XORI	rd,rs1,imm
OR	R	OR	rd,rs1,rs2
OR Immediate	Ι	ORI	rd,rs1,imm
AND	R	AND	rd,rs1,rs2
AND Immediate	Ι	ANDI	rd,rs1,imm
Compare Set <	R	SLT	rd,rs1,rs2
Set < Immediate	Ι	SLTI	rd,rs1,imm
Set < Unsigned	R	SLTU	rd,rs1,rs2
Set < Imm Unsigned	Ι	SLTIU	rd,rs1,imm
Branches Branch =	SB	BEQ	rs1,rs2,imm
Branch ≠	SB	BNE	rs1,rs2,imm
Branch <	SB	BLT	rs1,rs2,imm
Branch ≥	SB	BGE	rs1,rs2,imm
Branch < Unsigned	SB	BLTU	rs1,rs2,imm
Branch \geq Unsigned	SB	BGEU	rs1,rs2,imm
Jump & Link J&L	UJ	JAL	rd,imm
Jump & Link Register	I	JALR	, rd,rs1,imm
Synch Synch thread	Ι	FENCE	
Synch Instr & Data	I	FENCE.I	
System System CALL	Ι	SCALL	
System BREAK	I	SBREAK	
Counters ReaD CYCLE	I	RDCYCLE	rd
ReaD CYCLE upper Half	I	RDCYCLEH	rd
ReaD TIME	Ī	RDTIME	rd
ReaD TIME upper Half	-	RDTIMEH	rd
	· •		
ReaD INSTR RETired	I	RDINSTRET	rd

+14 Privileged 2

+ 8 for M

+ 34 for F, D, Q

+ 46 for C

RISC-V Reference Card ④

3

+ 11 for A

32-bit Instru

ction Formats													
	l												_
R	31	30 2	5 24	21	20	19	15	14	12 11	8	7	6	0
	fı	inct7		rs2		rs1		funct	3	r	d	opo	ode
I		imm[]	11:0			rs1		funct	3	r	d	opo	ode
S	jm	n[11:5]		rs2		rs1		funct	3	imm	4:0	opo	ode
SB	imm 🖸	imm[10:5]		rs2		rs1		funct	3 ir	nm[4:1]	imm[11]	opo	ode
U			im	im[31:1	2]					r	d	opo	ode
UJ	imm[20]	imm[]	10:1]	ir	nm[11]	im	m[1	9:12]		r	d	opo	ode
			_	_	_		_	_	_			_	_



© Accellera Systems Initiative

DESIGN AND VER

RV32I / RV64I / RV128I + M, A, F, D, Q, C

		<u>5C</u>	-				(2010)	2			3				e Card 4
Base Intege					-		(32 64 128) nnemonic	Catego		Extensions: R	RV32{F\D\Q} D\Q} (HP/SP,DP,Q			essed Instr	uctions: RVC
ategory Nan Dads Load By	-	1	2 64 128)I Base	Category CSR Access	Name Atomic R/W				ry Nam Lo			,		CL C.LW	RVC
Load Halfwo			rd,rs1,imm rd,rs1,imm		Read & Set Bi			rs1 Load rs1 Store	Sto				Load Word Load Word S	-	rd',rs1',imm ? rd,imm
Load Wo					ead & Clear Bi			rs1 Arithm		DD R FADD. $\{s \mid d\}$			Load Word S		rd',rs1',imm
Load Byte Unsign			rd,rs1,imm		omic R/W Imm		· · ·		SUBtra				Load Double S		
Load Half Unsign			}U rd,rs1,imm		& Set Bit Imm				MULtip		0 0 rd, rs1, rs			d CL C.LQ	
tores Store By			rs1,rs2,imm	Atomic Read &					DIVid					P CI C.LOSP	
Store Halfwo			rs1,rs2,imm	Change Leve					SOuare Roo		D 0} rd,rs1			d CL C.LBU	rd',rsl',imm
Store Wo		S{W D Q		_	ent Breakpoint			Mul-Ad				<u>ລ່ / ໄ</u>	Float Load Wor	10 million (10 mil	rd',rs1',imm
hifts Shift Le	-		<pre>D} rd,rs1,rs2</pre>		onment Return				Multiply-SUBtrac		D 0} rd,rs1,rs2	153	Float Load Doubl	e CL C.FLD	rd',rsl',imm
Shift Left Immedia			D} rd,rs1,shamt	Trap Redirec				Negativ	e Multiply-SUBtrac		D 0} rd,rs1,rs2	TST FL	oat Load Word S	P CI C.FLWS	
Shift Rid			D} rd,rs1,rs2		to Hyperviso				ative Multiply-AD		DQ rd,rs1,rs2		at Load Double S	P CI C.FLDS	SP rd. imm
Shift Right Immedia			D} rd,rs1,shamt	Hypervisor Trap					nject SiGN sour		D Q} rd,rs1,rs		Store Word	CS C.SW	rs1'.rs2'.imm
Shift Right Arithme			D} rd,rs1,rs2	Interrupt Wa					gative SiGN source		D Q} rd,rs1,rs		Store Word S	P CSS C.SWSF	rs2,imm
Shift Right Arith Im			D} rd,rs1,shamt		pervisor FENC		CE.VM rs1		Xor SiGN source				Store Doub	e CS C.SD	rs1',rs2',imm
rithmetic A	_	-	D} rd,rs1,rs2	Optional	Multiply-D	Divide Ext	ension: RV32M	Min/M					Store Double S		rs2,imm
ADD Immedia			D} rd,rs1,imm	Category	Name Fmt		32M (Mult-Div)		MAXimur				Store Qua		rs1',rs2',imm
SUBtra			D} rd,rs1,rs2		MULtiply R	MUL{ W D}	} rd,rs1,rs2	Compa	re Compare Floa				Store Quad S	P CSS c.sosp	rs2,imm
Load Upper Im			rd,imm	MULtiply up		MULH	rd,rs1,rs2		Compare Float			2	Float Store Wor		rd',rs1',imm
Add Upper Imm to			rd,imm	MULtiply Half S		MULHSU	rd,rs1,rs2		Compare Float			2	loat Store Doubl		rd',rs1',imm
ogical XC			rd,rs1,rs2	MULtiply upper		MULHU	rd,rs1,rs2	Catego	orize Classify Ty			Fic	at Store Word S		SP rd, imm
XOR Immedia	te I	XORI	rd,rs1,imm	Divide	DIVide R	DIV{ W D}			Move from Integ		rd,rs1	Float	t Store Double S	P CSS C.FSDS	P rd, imm
O		OR	rd,rs1,rs2	DIVide U	Insigned R	DIVU	rd,rs1,rs2		Move to Intege		rd,rs1	Arithme	tic ADD	CR C.ADD	rd,rs1
OR Immedia	te I	ORI	rd,rs1,imm	RemainderRE		REM{ W D}		Conve	rt Convert from 1		Q}.W rd,rs1		ADD Wor	d CR C.ADDW	rd',rs2
A	D R	AND	rd,rs1,rs2	REMainder U	Insigned R	REMU{ W D	D} rd.rs1.rs2	Convert	from Int Unsigne	d R FCVT. {S D	Q}.WU rd,rs1		ADD Immediat	e CI C.ADDI	rd,imm
AND Immedia	te I	ANDI	rd,rs1,imm	Optional	Atomic In	struction	Extension: RV	4	Convert to Ir	TR FCVT.W.{S	D Q} rd,rs1		ADD Word Imr	n CI C. ADDI	W rd,imm
ompare Set			rd,rs1,rs2	Category	Name Fm	t RV{32	64 128}A (Atomi	c) Conv	ert to Int Unsigne	d R FCVT.WU.{	S D Q} rd,rs1		ADD SP Imm * 1	6 CI C.ADDI	16SP x0,imm
Set < Immedia	te I	SLTI	rd,rs1,imm	Load Load R	Reserved R	LR. (W D)	Q} rd,rs1		uration Read St		rd		ADD SP Imm *	4 CIW C.ADDI	4SPN rd', imm
Set < Unsign	ed R	SLTU	rd,rs1,rs2	Store Store Co	onditiona R	SC. (W D C	Q} rd,rs1,	rs2 Re	ead Rounding Mod	e R FRRM	rd		Load Immediat	e CI C.LI	rd, imm
Set < Imm Unsign		SLTIU	rd,rs1,imm	Swap	SWAP R	AMOSWAP.	{W D Q} rd,rs1,		Read Flac	S R FRFLAGS	rd		Load Upper Imr	n CI C.LUI	rd, imm
ranches Branch	= SB	BEQ	rs1,rs2,imm	Add	ADD R	AMOADD. {V	W D Q} rd,rs1,	rs2	Swap Status Re	g R FSCSR	rd,rs1		MoV	e CR C.MV	rd, rs
Branch	≠ SB	BNE	rs1,rs2,imm	Logical	XOR R	AMOXOR. {V	W D Q} rd,rs1,	rs2 Sv	vap Rounding Mod	e R FSRM	rd, rsi		SU	B CR C.SUB	rd',rs2'
Branch	< SB	BLT	rs1,rs2,imm		AND R	AMOAND. {V	W D Q} rd,rs1,	rs2	Swap Flag	S R FSFLAC	rd,rsi		SUB Wor	d CR C.SUBW	rd',rs2'
Branch	≥ SB	BGE	rs1,rs2,imm		OR R				ounding Mode In	n I IFS MI	rd,imr	Logical	XOR	CS C.XOR	rd',rs2'
Branch < Unsign	ed SB	BLTU	rs1,rs2,imm	Min/Max M	IINimum R	AMOMIN.{V	W D Q} rd,rs1,	rs2	Swan Flags Im	n I FSFLAGST	rd.im		OF	CS C.OR	rd',rs2'
Branch ≥ Unsign	ed SB	BGEU	rs1,rs2,imm	м	IAXimum R	AMOMAX. {V	W D Q} rd,rs1,	rs2					AN	CS C.AND	rd',rs2
ump & Link 🛛 Ja	L UJ	JAL	rd,imm	MINimum U	Unsigned R	AMOMINU.	{W D Q} rd,rs1,	rs2	C A I	[F D	(\mathbf{n})		AND Immediat	e CB C.ANDI	rd',rs2'
Jump & Link Regist	er I	JALR	rd,rs1,imm	MAXimum U	Unsigned R	AMOMAXU.	{W D Q} rd,rs1,	rs2	U41			Shifts	Shift Left Imm	CI C.SLLI	rd,imm
ynch Synch threa	dI	FENCE									1 - J.	Shift	Right Immediat	e CB C.SRLI	rd',imm
Synch Instr & Da	ta I	FENCE.I							400			Shif	t Right Arith Imr	n CB C.SRAI	rd',imm
ystem System CAI	LI	SCALL							172	ィート)()	Branche	Branch=0	CB C.BEOZ	rs1',imm
System BRE	KI	SBREAK		16-bit (RVC)	and 32-bit	Instructio	on Formats			3{F C	1 21		Branch≠	O CB C.BNEZ	rs1′,imm
ounters ReaD CYC	E I	RDCYCLE	rd	15.14.10	10 11 10 0 0		2 0 1 0			U 1	1 7	Jump	Jump	CJ C.J	imm
eaD CYCLE upper H	alf I	RDCYCLE	H rd	CI 15 14 13 funct4	12 11 10 9 8 rd/rs1	7 6 5 4 rs2	00		0K.04 01 07	10 17 11 11			Jump Registe	r CR C.JR	/ rd,rs1
ReaD TI	IE I	RDTIME	rd	CSS funct3 in	nm rd/rs1	imm		1 30 funct7	25 24 21 20 rs2	19 15 14 12 rs1 funct3	11 8 7 6 rd opco	0 Jump &	Link J&I	CJ C.JAL	Inut
ReaD TIME upper H		RDTIMEH	rd	CIW funct3	imm	rs2	op I		m[11:0]	rs1 funct3	rd opco		np & Link Registe		
ReaD INSTR RETir	ed I	RDINSTRE	ST rd	CL funct3 funct3	imm imm rsl		rd' op S	imm[11:5] nm 9] imm[10		rs1 funct3	imm[4:0] opco	de System	Env. BREAK	CI C.EBRE	EAK
eaD INSTR upper H	alf I	RDINSTRE	STH rd	CS funct3	imm rsl	l' imm r	rs2' op SB in	nm 🔁] imm[10		rs1 funct3	imm[4:1] imm[11] opco				D
				CB funct3	offset rs1		t op U	nm[90]	imm[31:12]	imm[10,10]	rd opco				
				CJ funct3	Jump	o target	UJ	nm[20] im	m[10:1] imm[11]	imm[19:12]	rd opco	ue			


E AND EXHIBITION




© Accellera Systems Initiative

RISC-V in Education, new books!





An Open Architecture Atlas







10

RISC-V Foundation Overview

- Incorporated August, 2015 as a 501c6 non-profit Foundation
- Membership Agreement & Bylaws ratified December 2016
- The RISC-V ISA and related standards shall remain open and license-free to all parties
 - RISC-V ISA specifications shall always be publicly available as an online download
- The compliance test suites shall always be publicly available as a source code download
- To protect the standard, only members (with commercial RISC-V products) of the Foundation in good standing can use "RISC-V" and associated trademarks, and only for devices that pass the tests in the open-source compliance suites maintained by the Foundation





Foundation Organization

- The Board of Directors consists of seven+ members, whose replacements are elected by the membership
- The Board can amend the By-Laws of the RISC-V foundation via a two-thirds affirmative vote
- The Board appoints chairs of ad-hoc committees to address issues concerning RISC-V, and has the final vote of approval of the recommendation of the adhoc committees.
 - Technical Committee Chair Yunsup Lee, SiFive
 - Security Standing Committee Chair Helena Handschuh, Rambus
 - Marketing Committee Chair Ted Marena, Western Digital
- All members of committees must be members of the RISC-V Foundation





RISC-V ISA & Foundation Summary

- The free and open RISC-V ISA is enabling a new innovation frontier for all computing devices
- Strong Industry Support
 - 150+ members; Broad commercial and academic interest
- RISC-V Summit <u>registration is open</u>

– December 3-6 2018, Santa Clara, CA

- RISC-V Workshop
 - June 2019, Zurich further details to be announced soon





RISC-V extended with Custom Instructions, Virtual Platform for Design and Verification

Duncan Graham, Sr. Applications Engineer

Kevin McDermott, VP Marketing







Imperas Introduction

- Focus on simulation, modeling, tools for embedded software
 - SoC designers that need early software development for design and test
 - Software developers that need platforms before hardware is available
- Founded 2008, based in Thame, UK
- Management Background: Verilog, VCS, Verisity, Exemplar, Arm, MIPS
- Business model based on tools and ecosystem partnerships
- Active members of RISC-V Foundation
 - Technical Task Groups: vector, bitmanip, compliance




Most adopters of RISC-V want to add their own custom extension instructions

- Traditional ISA choice has been hard if you want to add your own custom processor instructions to an ISA
- RISC-V as an open standard has specific regions of instruction decode space specifically allocated for users to add their own instructions
- There are multiple issues with the tools that will be needed ...
 - You need to evaluate effectiveness and performance gains of new instructions
 - Challenge of how to efficiently and safely add new instructions to existing quality simulation models
 - Need to be able to trace, debug and analyse applications using the new instructions
 - Complete SoC tools covering heterogeneous, multi-core and many-core compute configurations
 - Often need to provide to developers & customers models/platforms without issues of GPL licenses



In this tutorial...

- Simulator ISS of RISC-V which includes the model + memory
 - Just like the ISS as used in the RISCV.org
 Compliance Task Group GitHub repository
 - Though in this tutorial we use the Imperas professional simulator which allows model and tool extensions



- Application software is character stream encoder, based on ChaCha20 encryption algorithm
 - Instruction Extensions to RISC-V courtesy of Cerberus Security Laboratories Ltd
 - https://cerberus-laboratories.com
- Tutorial will show adding extension for the model and analysis including timing estimation





Characterize C Application

- Instruction Accurate Simulation
- Trace / Debug
- Timing Simulation
- Function Timing / Profiling





Characterize C Application

- Instruction Accurate Simulation
- Trace / Debug
- Timing Simulation
- Function Timing / Profiling

Develop New Custom Instructions

- Design Instructions
- Add to Application
- Add to Model
- Add Timing





Characterize C Application

- Instruction Accurate Simulation
- Trace / Debug
- Timing Simulation
- Function Timing / Profiling

Develop New Custom Instructions

- Design Instructions
- Add to Application
- Add to Model

Add Timing

Characterize New Instructions in Application


Instruction Accurate Simulation

• Trace / Debug


- Timing Simulation
- Function Timing / Profiling













Checklist and Tasks

- Instruction Accurate simulation of C application
- Cycle Approximate simulation of C application
- Profile the C application
- Add custom instructions to application
- Add custom instructions to model
- Cycle Approximate simulation including custom instructions
- Profile custom instructions application
- Trace custom instructions
- Debug custom instructions
- Documenting custom instructions
- Further tools for model developers





Instruction Accurate simulation C application

- Cross compiled C application targeting RV32IM
 - Character stream encoder, with ChaCha20 encryption algorithm
- IA simulation
 - Imperas RISC-V ISS with configurable model of RISC-V specification selecting RV32IM
- Semihosting
 - Enables bare metal application to very simply access host I/O
- runs fast
 - Over 1 billion instructions a second (standard PC)
 - Linux and Windows supported host OS

```
test c.c 🖾
    unsigned int processLine(unsigned int res, unsigned int word) {
          res = qrl c(res, word);
          res = qr2 c(res, word)
          res = qr3_c(res, word)
          res = ar4 c(res, word)
                       c(res, word)
          res = qr2 c(res, word)
          res = qr3 c(res, word);
          res = qr4 c(res, word)
          return res;
    int main(void)
          const char *customData = "application/custom.data"
          FILE *fp = fopen(customData, "r");
         if (fp) {
               unsigned int res = 0x84772366;
               unsigned int word;
               unsigned int cnt=0;
               unsigned int iter=0;
               while (iter++ < 16) {
                    while (fread(&word,sizeof(unsigned int), 1, fp)) {
                         res = processLine(res, word);
                    rewind(fp);
                                               CpuManagerMulti (32-Bit) v39999999 Open Virtual Platform simulator from www.IMPERAS.com.
               fclose(fp);
                                               Copyright (c) 2005-2018 Imperas Software Ltd. Contains Imperas Proprietary Information.
               printf("RES = %08X\n",
                                             r Licensed Software, All Rights Reserved.
                                                Visit www.IMPERAS.com for multicore debug, verification and analysis solutions
            else
               printf("Failed to open
                                               CpuManagerMulti started: Thu Aug 23 11:19:21 2018
                                                Info (OR_OF) Target 'iss/cpu0' has object file read from 'application/test_c.RISCV32.elf
                                               Info (OR_PH) Program Headers:
          return G
                                                Info (OR_PH) Type
Info (OR_PD) LOAD
                                                                        Offset
                                                                                 VirtAddr
                                                                                          PhysAddr FileSiz
                                                                        0x00000000 0x00010000 0x00010000 0x000173c8 0x000173c8 R-E 1000
                                                info (OR_PD) LORD
                                                                        0x000173c8 0x000283c8 0x000283c8 0x000009c0 0x00000a24 RM-
                                                                                                                             1000
                                                nfo (OR_OF) Target 'iss/cpu0' has object file read from 'application/exception.RISCV32.elf'
                                                   (OR_PH) Program Headers:
                                                                                 VirtAddr PhysAddr FileSiz MemSiz
                                                InFo (OR PH) Type
                                                                                                                        Flags Align
                                                                        Offeat.
                                                info (OR PD) LOOD
                                                                        0x00001000 0x00000000 0x00000000 0x0000000c 0x0000000c R-F
                                                RES = 84772366
                                                info CPU 'iss/cpu0' STATISTICS
                                                                         : riscv (RV32IM)
                                                     Тире
                                                     Nominal MIPS
                                                                          100
                                                     Final program counter : 0x100ac
                                                     Simulated instructions: 1,289,380,976
                                                     Simulated MIPS
                                                                        : 1151.2
                                               INFO SIMULATION TIME STATISTICS
                                                     Simulated time
                                                                         12.89 seconds
                                                                                                          DESIGN AND VERIFIC
                                                                         1.10 seconds
                                                     User time
                                                     System time
                                                                         0.02 seconds
                                                Info
                                                     Elapsed time
                                                                         : 1.14 seconds
                                                nfa
                                                     Real time ratio
                                                                        : 11.31x faster
                                                                                                          CONFERENCE AND EXHIB
                                               CpuManagerMulti finished: Thu Aug 23 11:19:22 2018
```



Profile C Application

- Same C application
- IA simulation + timing annotation
- With sampled profiling with call stack analysis
- Shows cycle approximate timing of each application function

Name (location)	Arcs in	Samples In	Arcs out	From/To this	Percentage (%)	
✓ Platform: iss						
➡ Processor: iss/cpu0						
Process: 0_None		1659204277				
fread_r	598189652	596534872	1654780			35.95%
processLine	925852930	354236017	571616913		<u> </u>	21.35%
Þ qr4_c	150627639	150627639	0			9.08%
◊ qr1_c	146083640	146083640	0			8.8%
▶ qr2_c	137682652	137682652	0			8.3%
≬ qr3_c	137222982	137222982	0			8.27%
Dlibc_init_array	0	135154865	1524049412			8.15%
srefill_r	1654780	1024985	629795		C	0.06%
_sread	629637	321116	308521		C	0.02%
<pre>> _read_r</pre>	308521	308521	0		C	0.02%
fseeko_r	2706	2126	580		C	0.0%
<pre>> _vfprintf_r</pre>	1874	764	1110		C	0.0%
_sfvwrite_r	848	752	96		C	0.0%
> rewind	3267	561	2706		[0.0%
D _close_r	357	357	0		C	0.0%
malloc_r	323	297	26		C	0.0%
_sseek	528	288	240		C	0.0%
▶ _lseek_r	240	240	0		[0.0%
_sfmoreglue	399	224	175		C	0.0%
_fclose_r	734	204	530		C	0.0%
h efficiele e	217	177	40		ir	





Cycle Approximate simulation including custom instructions

IA simulation + timing annotation + custom instructions

- Includes timing estimation for RV32IM processor
- Need to add timing estimation for new custom instructions
- Simulate using C code application with inline assembler of custom extensions
- IA simulator + timing tool + custom extension instruction library
- See estimated improvement in throughput of application on new processor





Profile custom instructions application

- IA simulation + timing annotation + custom instructions with sampled profiling
- Shows where slowest function is
 - Now much faster...
- Shows benefits of using custom instructions

Name (location)	Arcs in	Samples In	Arcs out	From/To this	Percentage (%)	Y
♥ Platform: iss						
♥ Process: 0_None		921006649		-		
D _fread_r	635365939	633628269	1737670		68.8%	
Dibc_init_array	0	150138664	770867985		16.3%	
Þ processLine	135494635	135494635	0		14.71%	
>srefill_r	1737670	1066083	671587		0.12%	
▷ _read_r	340125	340125	0		0.04%	
sread	671429	331304	340125		0.04%	
fseeko_r	3849	3269	580		0.0%	
_sfvwrite_r	784	688	96		0.0%	
sflush_r	599	559	40		0.0%	
<pre>> _vfprintf_r</pre>	1492	446	1046		0.0%	
P rewind	4153	304	3849		0.0%	
_malloc_r	323	297	26		0.0%	
_sseek	528	288	240		0.0%	
> _lseek_r	240	240	0		0.0%	
_sfmoreglue	399	224	175		0.0%	
▶ _fclose_r	811	204	607		0.0%	
<pre>>sinit.part.1</pre>	146	146	0		0.0%	
fwalk_reent	790	106	684		0.0%	
▷ _sfp	641	96	545		0.0%	
smakebuf r	316	78	238		0.0%	





Debug & Trace custom instructions

- Imperas MPD is Eclipse based source code debug tool
- Can debug using source line or instruction level
- See new custom instructions and any new additional state registers

P Debug 😫		🕬 Variables 🕄 💁	Breakpoints 🔤 Regis	ters 🛋 Modules	0	é,
3. ■ ■ ■ N 3. ○ A ■ · = 1+ Z ↓	6 7			E 🐗 🖯		
Im Platform Launch [Imperas - Connect to running simulator]		Name	Туре	Value		
∀ kee iss		60- input	unsigned int	2222400358		
🗢 🔐 cpu0 [RV32IM riscv]		to-word	unsigned int	2804990272		
▽ 🧬 ID #1 [cpu0] RV32IM riscv (Suspended : Breakpoint)		🚧 res	unsigned int	0		
processLine() at test_custom.c:5 0x10230						
main() at test_custom.c:32 0x102e4						
🚚 mpd		-				-
			N VI CS S			
test_custom.c 🛱 🗖 customChaCha20. 📄 riscv32.c 💽 _start() at 0x:	1 *1	C D St Out	ine 🏧 Programmers	/iew 🔤 Disassembly 🛙	-	1
// Custom instruction test for Chacha20			Enter k	ocation here 🗸 👔 👔		
<pre>#include <stdio.h></stdio.h></pre>		. 00010	23c: 00078513	mv a0,a5		
<pre>unsigned int processLine(unsigned int input, unsigned int word){</pre>		00010		lw a5,-40(s0) mv a1.a5		
<pre>unsigned int res = input; asm _volatile_ ("mv x10, %0" :: "r"(res));</pre>		00010		mv a1,a5 a0,a0,a1		
<pre>asmvolatile("mv x11, %0" :: "r"(word));</pre>		00010	24c: chacha20qr2	a0,a0,a1		
<pre>asmvolatile(".word 0x00B5050B\n" ::: "x10"); // 0R1</pre>		00010	250: chacha20qr3 254: chacha20qr4	a0,a0,a1 a0,a0,a1		
<pre>asm _volatile_(".word 0x00B51508\n" ::: "x10"); // QR2 asm _volatile_(".word 0x00B5250B\n" ::: "x10"); // QR3</pre>		00010		a0,a0,a1		
<pre>asmvolatile(".word 0x00B5350B\n" ::: "x10"); // QR4</pre>		00010		a0,a0,a1		
<pre>asm _volatile_(".word 0x00B50508\n" ::: "x10"); // QR1 asm _volatile_(".word 0x00B51508\n" ::: "x10"); // QR2</pre>		00010		a0,a0,a1 a0,a0,a1		
asm _volatile_(".word 0x00851506(n" ::: "x10"); // 0R3		. 00010		mv a5,a0		
۳						Ð
B Debugger Console 🕱 🗧 🖷 -		Consol 23	asks 💽 Proble 🔘 Ex	ecut 🤔 Debug 🍃 iProf	Memor =	
latform Launch [Imperas - Connect to running simulator] mpd.exe (7.5)						
	Le.				2 💷 · 🗖	2
igned int), 1, fp)) {	1.00	No consoles to dis	Contraction of the second second second second			



Document custom instructions

- Imperas tools automatically generate a processor model document PDF
- Includes all base model registers and any new registers
- Provides detailed documentation of new custom instructions

Chapter 2

Instruction Extensions

RISCV processors may add various custom extensions to the basic RISC-V architecture. This processor has been extended, using an extension library, to add several instruction using the Custom0 opcode.

2.1 Custom Instructions

This model includes four Chacha20 acceleration instructions (one for each rotate distance) are added to encode the XOR and ROTATE parts of the quarter rounds.

2.1.1 chacha20qr1

31	25	24	20	19	15	14	12	11	7	6	0
0000	000	Rs	2	Rs1		000 (0	2R1)	Rd		Custo 00010	

2.1.2 chacha20qr2

31	25	- 24	20	19	15	14	12	11	7	6	
0000	000	Rs	2	Rsl		001 (C	(R2)	Rd		Custo 00010	

2.1.3 chacha20qr3


31	25	24	20	19	15	14	12	11	7	6	0
. 0000	0000	Rs	2	Rs1		010 (0	2R3)	Rd		Cust 0001	



Further tools for model developers

- Model source line coverage
 - To see how completely the tests exercise the model

Name	Total Lines	Instrumente	Executed Lir	Coverage %	
Summary	16,900	4,411	2,834		64.25%
customChaCha20.c	374	87	42		48.28%
riscvBus.c	175	46	1		2.17%
riscvCSR.c	2,573	758	549	_	72.43%
riscvConfigList.c	70	2	0		0.0%
riscvDebug.c	527	167	72		43.11%
riscvDecode.c	1,599	360	164		45.56%
riscvDisassemble.c	514	185	185		100.0%
riscvDoc.c	725	143	30		20.98%
riscvExceptions.c	1,408	420	317	_	75.48%
riscvInfo.c	83	3	0		0.0%
riscvMain.c	383	147	25		17.01%
riscvMorph.c	2,887	1,032	776		75.19%
riscvParameters.c	589	145	9		6.21%
riscvRegisterTypes.h	115	10	6		60.0%
riscvSemiHost.c	44	6	3		50.0%
riscvStructure.h	204	4	2		50.0%
riscvUtils.c	493	122	45		36.89%
riscvVM.c	2,695	770	608		78.96%
vmiMt.h	1,442	4	0		0.0%



DESIGN AND VERIE

CONFERENCE AND EXHIBITION



Checking RISC-V compliance

- Imperas ISS can be used to check RISC-V specification compliance
- Imperas ISS is used in the RISCV.org Compliance Working Group's compliance tests is a version of the Imperas ISS
- With your new custom instructions modelled you can run the RISC-V Foundation's compliance suite and ensure that your processor is still RISC-V compliant
 - The official RISC-V Compliance suite is available at
 - Compliance Task Group GitHub repository https://github.com/riscv/riscv-compliance





Summary

- If you are adding new instructions or state to a processor then the tools and design flow will need to cover:
 - Modelling, simulation, timing, tracing, debug, coverage, and profiling of new instructions
 - Documentation, and checklist methodology / solution
- Leverage the technical working groups of the RISC-V Foundation
 - Compliance Working Group GitHub repository is a useful starting point
 - Ensure design Compliance and follow similar methodology on the new instructions
- Software teams can start porting software to the new model/instructions
- Virtual Platforms also provide a basis for early software development at customers and partners as pre-sales evaluation and development



Contacts and Links

- <u>https://riscv.org</u>
- Visit <u>www.imperas.com</u> and <u>www.OVPworld.org</u> for more information
- RISC-V Foundation Compliance Suite & riscvOVPsim download <u>https://github.com/riscv/riscv-compliance</u>
- Duncan Graham, Sr. Applications Engineer graham@imperas.com
- Kevin McDermott, VP Marketing <u>kevinm@imperas.com</u>



Questions

Finalize slide set with questions slide





RISC-V Configuration and Customization

Zdeněk Přikryl, Chris Jones







Who Is Codasip

- Leading provider of RISC-V processor IP
 - Introduced its first RISC-V processor in November 2015
 - Offers its own portfolio of RISC-V processors (Codasip Bk)
 - Provides unique design automation tools for easy modification of RISC-V processors
- Founding member of RISC-V Foundation (www.riscv.org)
 - Member of several working groups within the Foundation
- Active contributor to LLVM and other open-source projects







Configuration vs Customization

- RISC-V offers a wide range of ISA extensions:
 - I/E for integer instructions
 - M for multiplication and division
 - C for compact instruction
 - WIP: **B**, **P**, **V**, ...
 - and others
- Configuration: Selecting multiple ISA extensions
 - Enabled by some vendors or open-source projects
 - *Still insufficient* for some application domains





Customer Use Case

Performance improvement through high-level optimization: FIR implementation in C with 200 16-bit input samples and 16 16-bit coefficients

	Configuration	Clock Cycles ¹	Code size ²	Speedup Against Base	Area (Gates) ³	Area Expansion Against Base
	Base	1,764,256	232		16.0k	
	Base + Serial Multiplier	427,561	148	4.12 x	19.7k	1.24 x
	Base + Parallel Multiplier	133,061	148	13.26 x	26.2k	1.64 x
,	Base + DSP Extensions	31,371	64	56.24 x	38.7k	2.43 x

¹ Fewer clock cycles \rightarrow same software takes less time to run.

² Smaller code size (optimized software) \rightarrow less memory saves money.

³ More gates in advanced cores \rightarrow higher cost. Here, only **2x** area increase provides **50x** performance gain.



Design Iterations




Standard Approach to Customization

- Manually adding new instructions to the RISC-V ISA:
 - Model and simulate the instruction
 - Modify the compiler
 - Add support in the debugger
 - Write Verilog to implement in hardware
 - Verify, verify, verify, ...
- Challenging and time-consuming
- Automation desirable for each step above






Automatization Approach to Customization



Codasip Approach to Customization

Codasip Studio:

- Introduced in 2014
- Silicon-proven by major vendors
- Allows for fast & easy customization of base instruction set:
 - Single cycle MAC
 - Floating point
 - Custom crypto functions








CodAL Models

- Processor IP at High Level of Abstraction
- Easy to understand C-like language
- Features:
 - Can model a rich set of processor capabilities
 - Can implement multiple microarchitectures in a single model
- Usage: •
 - Used to model and verify all Codasip processors
 - Provided to Codasip IP customers as a starting point for their processor optimizations and modifications





42

B ISA Extension

- Bit manipulation instructions, ca 30:
 - Bit insert and extract
 - Byte swapping
 - Rotations
 - Bit swapping/shuffling
 - Zero/one counters
- Not yet ratified

— ...

Must be implemented as custom extensions





© Codasip Ltd.

Functional Model

- Written in CodAL
 - in 10 days by a single engineer
- 900 LOC
- Software development kit (SDK) automatically generated by Studio, including
 - C compiler
 - Instruction set simulator (ISS)
 - Profiler for checking the impact of the extensions

element i_gzip

```
use opc gzip as opc;
    use reg_any as dst, src1;
    use shift_imm as imm ;
    assembler { opc dst "," src1 "," imm};
    binary { opc[OPC_FRAG_SHIFT] imm src1 opc[OPC_FRAG1] dst opc[OPC_FRAG0] };
    semantics
       rf_gpr_write (dst, gzip_uXlen(rf_gpr_read(src1), imm));
    };
};
set isa b += i gzip;
uxlen gzip uxlen (const uxlen rsc1 , const uxlen mode)
    uint32 zip_mode, x ;
     X = rsc1;
    zip_mode = mode & 31;
     if(zip mode & 1)
        if(zip_mode & 2)
             x = gzip_stage (x, MASK_ZIP2_L, MASK_ZIP2_R, 1);
         if(zip mode & 4)
             x = gzip_stage (x, MASK_ZIP4_L, MASK_ZIP4_R, 2);
         if(zip_mode & 8)
            x = gzip_stage (x, MASK_ZIP8_L, MASK_ZIP8_R, 4);
         if(zip_mode & 16)
            x = gzip_stage (x, MASK_ZIP16_L, MASK_ZIP16_R, 8);
```



44



Implementation Model

- Written in CodAL
 - in 3 weeks by a single engineer
- 1500 LOC
- Hardware design kit (HDK) automatically generated by Studio, including
 - RTL
 - Testbench
 - UVM-based verification environment

```
#ifdef OPTION_EXTENSION_B
            case SLO:
                ex_result = ones_shifter_32(SLO, ex_aluop1, ex_aluop2);
                break;
            case SRO:
                ex result = ones shifter 32(SRO, ex aluop1, ex aluop2);
                break;
            case ANDC:
                ex_result = (uxlen)ex_aluop1 & (~ ex_aluop2);
                break;
            case ROTR :
                ex_result = ex_aluop1 >>> ex_aluop2;
                break;
            case ROTL :
                 ex_result = ex_aluop1 <<< ex_aluop2;</pre>
                break;
            case CTZ :
                ex result = codasip ctlz uint32(ex aluop1);
                break;
            case CLZ :
                ex_result = codasip_cttz_uint32(ex_aluop1);
                break;
```

#endif






Verification

• Consistency checker

acce

SYSTEMS INITIATIVE

- Random assembler program generator
- UVM Verification Environment
 - For checking that RTL corresponds to specification (in this case, IA model definition)
 - Environment in SystemVerilog generated automatically from Codasip Studio



Conclusion

- Configurability
 - Useful, but often not sufficient
- Customization
 - When the best PPA for your application domain is required
- Standard (manual) approach for custom ISA extensions
 - Error-prone and time-consuming

Codasip offers an easy, automatized way to add your secret sauce:

- Custom ISA extensions
- Microarchitectural improvements

Example: **B** ISA extension, supported by SDK and RTL, done in a couple of weeks.





Questions







Post Silicon Debug and Analytics for RISC-V Based SoCs

Peter Shields *UltraSoC Technologies Ltd.* DVCon Europe October, 2018





Corporate Overview

- We are a provider of SoC analytics solutions consisting of on-chip RTL IP and software
- VC-funded and based in Cambridge UK
- £4.7M VC round in 2017 with addition of Alberto Sangiovanni-Vincentelli
- 25 patents granted + 16 pending
- Seasoned management team
- Key partners & ecosystem
- Silicon proven technology in multiple customer designs
- Revenue, blue-chip customers, repeat business





On-chip Analytics for SoC


A coherent architecture to debug, develop, optimize & secure


- Full SoC visibility, HW & SW
- Support all architectures: Freedom of IP selection
- Real-time & non-intrusive
- Advanced analytics & forensics
- Power/Performance optimization
- "in life" analytics & SLA compliance
- Supports Functional Safety
- Supports Bare Metal Security[™]
- High-speed debug over USB or SerDes





A High Level View of SoC






UltraSoC IP





Processor Control and Trace







accellera

SYSTEMS INITIATIVE









UltraSoC IP





Transaction Aware Bus Monitoring







UltraSoC IP





Additional Monitors





UltraSoC IP



© Accellera Systems Initiative


20

DESIGN AND VERIFICA


CONFERENCE AND EXHIBITION

EUROPE


Control and Data Off Chip



High Speed Communicators




On-Chip Data Storage and Control




Intelligent Analytic Modules

- Take a Bus Monitor as an example
- Configurable number of
 - filters
 - counters
 - trace buffer size
- Run-time programmability •
 - Filter matching for triggering
 - Filter matching for counting
 - Filtering for bus trace
- Gather statistics (best, worst, average)
- Only meaningful information sent
- Reduces bandwidth & data volume
- Focus on what is relevant





Software tools for data-driven insights



SYSTEMS INITIATIVE



RISC-V Run Control

- Run control includes halt, resume, read/write of RAM and registers, and setting and clearing of breakpoints.
 - Extensions include watchpoints, running arbitrary code, semi-hosting and reverse debugging.
- Proposed debug standard for RISC-V
 - Debug Module
 - Debug Transport Mechanism
- Transport could be JTAG, Bus-mapped or other (USB etc)
- https://github.com/riscv/riscv-debug-spec





RISC-V Trace Encoding


- Processor Trace Task Group
 - standardize both a hardware interface to the RISC-V core and a packet/data format
 - commercial and open source trace encoders
 - provide enough information for instruction trace
 - *in-order and out-of-order cores with extensions*
 - standardize the data format for compressed branch trace so that program flow can be reconstructed by debugging tools
- Proposed standard for RISC-V consists of
 - Trace Interface
 - Trace Encoding algorithm
- Efficiency and impact on trace bandwidth
- <u>https://github.com/riscv/riscv-trace-spec</u>





RISC-V Trace Encoder


- Comparators and filters
 What and when to trace
- Trace Encoding algorithm
- Trace Buffer
- Counters
 - Statistics
 - Performance









Example Design




DDR Bandwidth Example





DDR Bandwidth Example








DDR Bandwidth











RISC-V Post Silicon Analytics Summary

- Heterogeneous architectures
- Non-intrusive, wire-speed
- High-speed analytics over USB/SerDes
- Debug, forensics, optimization
 - pre-silicon & post-silicon
- In-life system monitoring
- Cooperation within RISC-V community is critical












Contact details:

Peter Shields peter.shields@ultrasoc.com

www.ultrasoc.com @UltraSoC







Questions



