CONFERENCE AND EXHIBITION

EUROPE

MUNICH, GERMANY DECEMBER 6 - 7, 2022

The Open Source DRAM Simulator DRAMSys4.0

Dr. N

Dr. Matthias Jung, Fraunhofer IESE





GTOTE MO INTRATIVE


DRAMSys in a Nutshell

Simulation and Design Space Exploration of Modern DRAM-based Memory Systems:

- Which DRAM configuration?
- When to support DDR5 or LPDDR5?
- How to configure the memory controller?
- What is the system-level application behavior?

DRAMSys Offers:

- High-speed and flexible models of all standards
- Fast and accurate design space exploration
- Early identification of bottlenecks
- Connection to cores (e.g. SystemC, gem5, ...)




SYSTEMS INITIATIVE



DRAMSys Open Source Model

- Open source: DDR3/4, LPDDR4, Wide I/O 1/2, GDDR5/X, GDDR6, and HBM2
- Commercial/academic licenses: DDR5, LPDDR5, HBM3, Trace Analyzer tool
- New standard models will be open-sourced when a level of maturity is reached
- Customer-specific consulting, modifications and developments



Thanks to our Key Partners:









Recap: How does DRAM Work?





The DRAM Cell




- Data is stored by capacity
- Cell is selected with access transistor
- Charged capacitor represents a '1'
- Discharged capacitor represents a '0'
- Memory is volatile
- Cell is leaky
- Refresh needed \rightarrow dynamic






The DRAM Device / Operation



SYSTEMS INITIATIVE




- Using Sub-Arrays for efficient wiring
- Bank parallelism, but banks share data and command bus

E.g. Samsung DDR3, by Chipworks



DRAMs Basic Operations




Important DRAM Commands:

- ACT: Activates a specific row in a specific bank (sensing into PSA) [*tRCD*]
- **RD**: Read from activated row
 (prefetch from PSA to SSA and burst out) [*tCL* + *tBURST*]
- **PRE**: Precharges set LWL=0 set LBL=VDD/2 [*tRP*]
- **REFA:** DRAM cells are leaky and have to be refreshed [*tREFI & tRFC*]






JEDEC Standard: e.g. Timing Dependencies





SYSTEMS INITIATIVE





Different DRAM Subsystems



















DRAMSys^{4.0}

Functional Models	Non-Functional	Analysis
TLM DRAMml	Power Thermal Errors	Trace Analyzer




DRAM Simulation Models







DRAMSys Architecture




- Based on SystemC TLM2, compliant with TLM-AT coding style
- Flexible SW-Architecuture to support various JEDEC DRAM standards (e.g., DDR4, LPDDR4, GDDR6, HBM, ...)
- For RTL-like accuracy a custom TLM protocol (DRAM-AT) is used



Custom TLM Protocol

- Simulation speed can be increased by reducing the number of events
- Clock signal has the highest event generation rate
- Do we need to simulate each clock cycle to generate cycle-accurate results?



- Simulation of state changes is sufficient, idle clock cycles can be skipped!
 - Large event reduction at low memory access densities
 - No loss of accuracy



Custom TLM Protocol


- Simulation speed can be increased by reducing the number of events
- Clock signal has the highest event generation rate
- Do we need to simulate each clock cycle to generate cycle-accurate results?



- Simulation of state changes is sufficient, idle clock cycles can be skipped!
 - Large event reduction at low memory access densities
 - No loss of accuracy




Custom TLM Protocol



SYSTEMS INITIATIVE



DRAMSys Simulation Speed



EMS INITIATIVE

- Simulation of only the important events
- Speedup from 4x to 10.000x depending on trace density
- Average speedups depend on applications
- Typical values: 400x
- 100% RTL Accuracy




DRAMSys^{4.0}

Functional Models	Non-Functional	Analysis	Ċ
TLM DRAMml	Power Thermal Errors	Trace Analyzer	




Number of DRAM Standards is Growing!

SYSTEMS INITIATIVE





DDR5 JEDEC Standards




- Defines commands, states, timings and interface properties
- Very complex protocol
 - DDR3: 226 pages
 - DDR4: 266 pages
 - DDR5: 496 pages
- Descriptions are not formal
- And not even correct ...





JEDEC Standard Description "State Machine"



DDR3 JEDEC Standard:

"This simplified State Diagram is intended to provide an overview of the possible state transitions and the commands to control them. In particular, situations involving more than one bank, the enabling or disabling of on-die termination, and some other events are not captured in full detail."

Drawbacks:

- Only 1 Bank shown i.e. no bank parallelism (because of state explosion)
- States like *Activating*, *Precharging*, *REF* ... do not exist (There are only 5 state types!)
- Double States (2x *Reading* and *Writing*)
- Inconsistencies using automatic sequences (eg. Reading state)






DRAMml: a formal Description for JEDEC Standards

The ideal case: A formal language, which has the power to ...

Information of ~100 Pages in the Standard




A new standard requires a serious amount of handcraft:

- New models for fast simulation and verification
- Adapt memory models and HW IP every time






A Single Memory Bank




- In the beginning we are IDLE state
- If we want to read or write we have to be in the ACTIVE state.
- A specific row is stored in the bank's row buffer (ACT)
- Then we can perform read (RD) or write (WR) operations
- If we want to read data from another row we have to close the current row (PRE)



Two Memory Banks







SYSTEMS INITIATIVE



Four Memory Banks











8 Memory Banks





- DDR3 Memory
- State Explosion can happen!
 - Number of banks: B
 - Number of states/nodes: 2^{B}
 - Number of edges: $2 \cdot {\binom{2 \cdot B}{B-1}} + 2^B 1$






Recap: Petri Nets



Petri Nets

Petri Nets are models for concurrent asynchronous systems:

- Places, which usually represent states
- Transitions, which usually represent events
- Arcs
 - Connect places and transitions
 - Can have a weight
- Tokens
- Firing rules:
 - Enabled if $#tokens \ge weight$
 - Enabled transition may fire
 - Firing removes and generates new tokens, transition may be disabled









Petri Net Extensions

Reset Arcs:



Inhibitor Arcs:











Modeling DRAMs with Petrinets




EMS INITIATIVE

- State modeled as place
- DRAM command modeled as transition
- In the beginning we are IDLE state
- If we want to read or write we must be in the ACTIVE state.
- A specific row is stored in the bank's row buffer (ACT)
- Then we can perform read (RD) or write (WR) operations
- If we want to read data from another row we must close the current row and precharge the bitlines (PRE)






Two Memory Banks








8 Memory Banks







Modeling All DRAM States and Commands




- Comprehensive Model with clear separation between states and commands
- Models only 5 state types
- Support of multiple banks i.e. bank parallelism
- Divided in several subnets:
 - Banks
 - Refresh
 - Power-Down
 - Bankgroups
 - Ranks






Modeling DRAM Timing




DECEMBER 6 - 7, 202



- DRAMs feature a complex timing protocol
- E.g. 90 out of 260 pages of DDR3 standard are showing timing diagrams and explanations for the timings.
- DRAM command timing dependencies can be modeled by a timed inhibitor arc:
- For example, ACT to RD would be t_{RCD}










Modeling DRAM Timing (8 Banks)








Code Generation and Validation

- Timed Petri nets allow a formal representation of a DRAM protocol, however, no graphical handling possible
- DRAMml is a DSL to describe DRAM's behavior with a petri net semantic
- DSL is as a basis for correct-by-construction DRAMSys TLM code generation
- For example: from DDR5 release it took 2 weeks to implement the model







DDR3-800

Name = "DDR3-800D"; PDNA -o PDEA; TimingConstraints { ACT -<> PDEA (0,tACTPDEN); PREA -<> PDEP B = 8; PDNP -o PDEA; Timings { ACT -<> REFA (0,tRC); PREA -<> SREFEN N = 4; SREF -o PDEA; tCK = 2.5; ACT -<> PREA (0,tRAS); PREA -<> SREFEN	
Name = "DDR3-800D"; PDNA -o PDEA; TimingConstraints { ACT -<> PDEA (0,tACTPDEN); PREA -<> PDEP B = 8; PDNP -o PDEA; Timings { ACT -<> REFA (0,tRC); PREA -<> SREFEN N = 4; SREF -o PDEA; tCK = 2.5; ACT -<> PREA (0,tRAS); PREA -<> SREFEN	(0,tPRPDEN);
B = 8; PDNP -o PDEA; Timings { ACT -<> REFA (0,tRC); PREA -<> SREFEN N = 4; SREF -o PDEA; tCK = 2.5; ACT -<> PREA (0,tRAS); PREA -<> SREFEN	
N = 4; SREF -0 PDEA; tCK = 2.5; ACT -<> PREA (0,tRAS);	
IDLE - o PDEA (Weight = B); $tCCD = 10;$	
Device { $tRCD = 12.5;$ $PDEP \rightarrow PDXP$	(0,tPD);
	(0,tPD);
	(0,tCKE);
	(0,tCKE);
	(0,tXP);
PDNA; PDNA -o RDA; tRTP = 4*tCK; RDA -<> PDEA (0,tRDPDEN); PDXP -<> SREFEN	
	(0,tXP);
SREFEX; B : Bank { $tRC = tRAS + tRP$; $RDA \rightarrow WRA (0, tRDWR)$;	(-)/)
PDEA; Places { tRDwR = tRL+tCCD+2*tCK-twL; RDA -<> ACT (tRDAACT,0);	
PDX; ACTIVE; $twRP = twL + tCCD + twTr;$ $RDA - <> REFA (0, tRTP+tRP);$ $REFA - <> ACT$	(0,tRFC);
$ \begin{array}{c} C C C C C C C C$	(0,tRFC);
twRPRE = twL + tCCD + twR; RDA -<> SREFEN (0, tRDPDEN); REFA -<> PREA	(0,tRFC);
	N (0,tRFC);
// Normal Arcs: ACT; REFA -<> PDEP	(0,tREFPDEN);
(1) = -> REFA (Weight = B); RD; (2) = 3*tCK; WR - (WRPRE,0); SREFEX - ACT	(0,tXS);
REFA -> IDLE (Weight = B); RDA; $txs = trC + 10;$ $WR - <> PREA (0, tWRPRE);$ SREFEX -> REFA	(0,tXS);
PREA -> IDLE (Weight = B); PRE; tXSDL = 512*tCK; WR -<> PDEA (0, tWRPDEN); SREFEX -<> PDEP	(0,tXS);
$IDLE \rightarrow PDEP (Weight = B); WR; tCK = 3*CK; WRA - O PDEA (O, tWRAPDEN); SREFEX - \diamond SREFE$	
$PDEP \rightarrow PDMP; \qquad WRA; \qquad tckEsR = tck; \qquad WRA \rightarrow PDEP (0, tWRAPDEN); \qquad SREFEX \rightarrow RD$	(0,tXSDLL);
PDNP -> PDXP; } } tPD = tCKE; WR - ↔ WR (tCCD,tCCD); SREFEX - ↔ RDA	(0,tXSDLL);
PDXP -> IDLE (Weight = B); $tROPEN = tRL + 5*tCK; WR - \leftrightarrow WRA (tCCD, tCCD); SREFEX -\leftrightarrow WR$	(0,tXSDLL);
$IDLE \rightarrow SRFFN (Weight = B); Arcs { twrpDeN = twL + 4*tCK + twr; WRA - \diamond WR (0, tCCD); SRFFX - \diamond WRA$	(0,tXSDLL);
SREFEN -> SREF; twRAPDEN= tWL + 5*tCK + tWR; WRA -<> WRA (0, tCCD); SREFEN -<> SREFE	
SREF -> SREFEX; ACT -> ACTIVE; tREFPDEN= tCK; WR -<> RD (tWRRD,tWRRD);	(-),,
SREFEX -> IDLE (Weight = B); ACTVE -> RD; $LACTPDEN = tCK;$ WR -<> RDA (UNRD);	
PDEA -> PDNA; RD -> ACTIVE; TERPOPEN = tCK; MKA -> RD (0, tWRRD); CMD BUS -> * [tC	K. infl:
PDNA -> PDXA; ACTIVE -> RDA; } MRA -<> RDA (0, tWRAD); * -> CMD BUS;	
ACTIVE -> WR; WRA -<> ACT (tWRAACT,0);	
IDLE -> ACT; WR -> ACTIVE; Places { WRA -<> REFA (0, tWRPRE+tRP);	
RDA -> IDLE; ACTIVE -> WRA; CMD BUS; WRA -> PREA (0, tWRPRE); NAW POOL -> ACT	[tFAW, infl:
WRA -> IDLE; ACTIVE -> PRE; NAW_POOL (N); WRA -<> SREFEN (0, tWRPRE+tRP); ACT -> NAW	• • • •
PRE -> IDLE; }	
// Inhibitor Arcs: ACTIVE -o ACT; Arcs { PRE -<> ACT (tRP,0); REFA -<> WARNI	NG (0. TREEMAX)
$\begin{array}{cccc} \label{eq:powerset} \begin{tabular}{c} \b$	
PDNA -O REA; } ACT -<> RD (tRCD,0); PRE -<> PDEA (0,tPRPDEN); SREFEX -<> WARNING	
$\begin{array}{cccc} PDNP & o \ PREA; \\ PDNP & o \ PREA; \\ \end{array} \right\} \\ \begin{array}{cccc} ACT & c \ WR \ (LRCD, 0); \\ ACT & c \ VRD \ (RCD, 0); \\ PRE & c \ PRPDEN; \\ \end{array} \right\}$	(0) (10//)
$ SREF - o PREA; $ ACT - \diamond RDA (LCC, 0,); PRE - \diamond SREF (0, LRP); } }	
PDNA -o PDEP; ACT -<> WRA (tRCD,0); PREA -<> ACT (0,tRP); }	






DRAMSys^{4.0}

Functional Models	Non-Functional	Analysis	
TLM DRAMml	Power Thermal Errors	Trace Analyzer	



Overview (Our) Tools








DRAMPower

EMS INITIATIVE






- State-of-the-art: Micron Model (Pessimistic)
- Highly Accurate DRAM power model developed together with TU/e
- Bank-wise calculation
- Temperature dependency
- Widely used by Industry




3D-ICE

SYSTEMS INITIATIVE






- Thermal RC networks
- Solving differential equations
- Co-simulation with SystemC





Retention Error Model




SYSTEMS INITIATIVE

- When not refreshing correctly
- DDR3 & Wide I/O
- Calibrated with Measurements



Holistic Simulation


SYSTEMS INITIATIVE





Simulation of an Android Smart Phone

- 3D MPSoC with 4 ARM Cortex A9
- 4 channel stacked Wide I/O DRAM
- Running Android OS
- Dynamic Voltage and Frequency Scaling (DVFS) for the Cores
- Closed loop simulation
- Temperature sensors for each bank and core




DRAMSys^{4.0}

Functional Models	Non-Functional	Analysis
TLM DRAMml	Power Thermal Errors	Trace Analyzer




Trace Analyzer







Trace Analyzer





17

🗹 13-fr fcfs bankw

M 14-fr fcfs-MICRC

🗹 14-fr_fcfs_bankw



Where to get the tools:



DRAMSys:

https://github.com/tukl-msd/DRAMSys


gem5: https://gem5.googlesource.com/

DRAMPower:

https://github.com/tukl-msd/DRAMPower

3D-ICE:

https://github.com/esl-epfl/3d-ice







CONFERENCE AND EXHIBITION

EUROPE

MUNICH, GERMANY DECEMBER 6 - 7, 2022

The Open Source DRAM Simulator DRAMSys4.0

Dr. N

Dr. Matthias Jung, Fraunhofer IESE



