

CONFERENCE AND EXHIBITION


# A streamlined approach to validate FP matrix multiplication with formal 

Gerardo Nahum, Siemens EDA<br>Nicolae Tusinschi, Siemens EDA<br>Seiya Nakagawa, Siemens EDA

SYSTEMS INITIATIVE

## Floating point matrix multiply accumulate

Imagine how many operations you require to calculate the following


- Simulation methods would take months to start finding bugs
- Exhaustive check for interesting cases and different types of operands / operations is a must
- FPU app includes IEEE 754 floating point building blocks :
- ADD, SUB, MUL operations and Conversions, and taking in consideration different rounding modes


## Single function calculation

- Each element of the resulting matrix is calculated as follows
- $R[i]=A C C[i]+$ Row Matrix X * Column Matrix Y
- This is a Vector Fuse Multiply and Accumulate operation, which requires to be populated with the relevant Row and Column elements of the Matrixes
- We've built a new VFMA operation as follows

VFMA $=A C C+X 0 * Y 0+X 1 * Y 1+X 2 * Y 2+X 3 * Y 3+X 4 * Y 4+X 5 * Y 5+X 6 * Y 6+X 7 * Y 7$

- Becomes a basic building block to check each result
- Support different floating-point types


## Floating-Point Unit (FPU) app

- Formally verifying compliance to the IEEE 754 standard


## - Challenges:

- Floating-point essential for advanced artificial intelligence (AI) applications such as deep learning
- Complex IEEE 754 floating-point specification
- Arithmetic and comparison operations
- Bfloat16, half, single, and double precision
- Five rounding modes
- Five exception flags
- Simulation cannot guarantee standard has been met
- Only a formal App can prove compliance



## OneSpin Solution:

- Compliance rules captured using standard SystemVerilog Assertions (SVA)
- Supports all operands, rounding modes, and exception flags
- Highly automated formal proof strategies
- Parallel proof engines with network and cloud distribution
- Floating point value view of operands for debugging
- Integrates with RISC-V F/D extensions



## OneSpin 360 FPU verification app

## Accelerate verification, prove correctness



- Easy to setup
- Supports half/single/double bfloat16 and custom precisions
- Supports 10 rounding modes and 5 exceptions flags
- add, sub, mul, fma, abs, neg
- Conversion and comparison operations
- Parameters to specify ambiguities in the standard
- RISC-V configuration
- No need for C++ model of the FPU
- Easy to model intended deviations from the IEEE-754 standard


## Matrix Multiplication

## Example

In order to calculate Element 10 of the Matrix:

$$
\begin{aligned}
& \mathrm{R} 10=\mathrm{ACC} 10+X 8 * \mathrm{Y} 2+X 9 * \mathrm{Y} 10+\mathrm{X} 10 * \mathrm{Y} 18+\mathrm{X} 11^{*} \mathrm{Y} 26+\mathrm{X} 12^{*} \mathrm{Y} 34+\mathrm{X} 13^{*} \mathrm{Y} 42+\mathrm{X} 14^{*} \mathrm{Y} 50+ \\
& \mathrm{X} 15^{*} \mathrm{Y} 58
\end{aligned}
$$



## Use case

- Template Based
- Simplify property writing
$\rightarrow$ Reduces debug time
- Enables fast transfer of fails to RnD for further debug and fixes
- created a procedure to download fail vectors

```
property check_op (input integer k) ;
    ieee_t local_prod ;
    ieee_t local_acc ;
    ieee_t expected
    ##0 operation = MAC
    ##1 (1, local_prod = prod [k])
    ##1(1, local_acc = acc[k])
    ##1 (1,expected = vfma (.op(local_acc), .prod(local_prod), .rm(roundmode) )
    ##X operation = NOP
    |->
    ieee_check_result (.expected(expected), .actual (design_result_with_flags) );
endproperty
genvar element,i
generate
for (element =0 ; element < 16 ; element++)
    for(i=0;i<8;i=i+1) begin:
        prod[element][2*i] = MX[element/8*8+i];
        prod[element][2*i+1] = MY[element%8+i*8];
        acc[element] = design_acc_vector[32*(i+1):32*i];
    end
    asrt_element : assert property check_op (element);
endgenerate
```


## Debugging fails



- IEEE 754 annotations
- on code and waveform
- Traceability (drivers and loads)
- Property Debugger shows fails
- Active code marking


## Results

## Prevented a bug escape!

Found an error when having a small accumulator exponent and large product exponent but zeros on mantissa

- We've implemented several operations reusing the same function i.e. NEG - Negate the accumulator with no matrix multiplication

```
neg = vfma(.op(acc) , .prod ('0) , .rm(roundmode) ) ;
```

MUL- Only calculate the product, ignore the accumulator

$$
m u l=\operatorname{vfma}\left(. \mathrm{op}\left({ }^{\prime} \theta\right), . \operatorname{prod}(\text { prod }), . r m(\text { roundmode })\right) ;
$$

- Were able to fully prove Addition, Negation and other operations
- Full proof on restriction of the multiplication having either all zeros or special numbers (i.e $\mathrm{NaN} \mathrm{etc)}$
- Full proof for 2 multiplications being non zero and all other zero's


## Runtime Results

Results per lane, before and after fixes

| Operation | Unrestricted <br> Before fix | Has special <br> numbers <br> (NaN or Inf) | Unrestricted <br> After fix | Restricted 1 <br> multiplication <br> After fix | Restricted 2 <br> multiplications <br> After fix |
| :--- | :--- | :--- | :--- | :--- | :--- |
| VADD/VSUB/VNEG | No fails | 20 sec | 20 sec |  |  |
| VMUL (Accumulator is <br> zero) | 1 min | 4 min | Hold bounded | 10 min for full <br> prove | 4h for full prove |
| VFMA | 1 min | 4 min | Hold bounded | 9h for full prove | Hold bounded |

## Summary

- FPU operations are tedious and difficult to verify using simulation
- Bugs are on corner cases
- Questa OneSpin FPU app has the building blocks to construct simple readable properties
- Provers and disprovers performance enables bug finding in minutes
- Full proof is possible on restricted cases
- Bounded proof is available for all cases

