DILPHIN

DESIGN



SIEMENS

How to overcome the hurdle of customizing RISC-V with formal

Pascal Gouédo, Dolphin Design Seiya Nakagawa, Siemens EDA Nicolae Tusinschi, Siemens EDA Salaheddin Hetalani, Siemens EDA



QOS* Processor introduction

Questa OneSpin Solutions





Challenges of processor verification

ISA, architecture and specification verification deliver cores with integrity

Complex architecture

- (Custom) extensions
- Exceptions/ Interrupts

Very complex µArchitecture

- Continuous PPA optimizations
- Pipelined implementation

Verification – high effort task

- Writing functional coverage model
- Simulation cannot hit all pipeline corner-cases
- Slow debug process
- Functional and structural coverage closure
- Customization introduces bugs in existing functionality







Ultimate freedom of RISC-V







QOS Processor Accelerate, automate and increase quality of processor verification

Verification Speed-up

- No writing of testbench
- Find RTL issues earlier than in UVM flow
- Accelerate coverage closure
- Optimized formal engines
- Pinpoint bugs systematically
- Quick fix check

High degree of automation

- No writing of functional coverage model
- Designed for custom extensions
- µArchitecture extraction
- Assertion generation
- Initial value abstraction
- Disassembler annotation
- Trace analysis



Exhaustive & complete verification

- No undocumented RTL
- 100% functional coverage
- Unbounded proofs
- Finds bugs other technologies can't
- Essential for state-of-the art processor DV
- ISA & privileged ISA compliance





Siemens EDA's Industry proven solutions



How the Right **Mindset** Increases **Quality** in RISC-V Verification





Complete Formal Verification of **RISC-V Processor IPs** for **Trojan-Free Trusted ICs**





Complete Formal Verification of a Family of **Automotive DSPs**



RENESAS

Formal Verification Applied to the Renesas MCU Design Platform





Complete Formal Verification of **TriCore2** and Other Processors

The content of this article was presented at DVCon 2007 and is posted with DVCon's permission.





~20 years

of cutting-edge

formal processor verification

solutions

QOS Processor application results





Application example CV32E40Pv1

Design specification

- 4-stage single-issue in-order pipeline
- OBI protocol memory interfaces
- Standard external debug and interrupt support
- Partial support for privileged spec 1.10
 - User Mode & physical memory protection

Selection of issues reported

- #132 Fetch side exception influences earlier instruction
- #136 Missed illegal exceptions
- #159 Wrong PMP computation
- #185 Exceptions update CSRs while in debug mode
- #533 Illegal instruction retires

RV32IMC_Zicsr_Zifencei



5 Standard extensions **21**

21 Standard CSRs

84 Standard instructions



Application example CV32E40Pv2

Design specification

- + Floating point & X custom instruction set extensions
 - Post-incrementing load & store
 - ALU & Multiply accumulate
 - Single instruction multiple data (SIMD)
 - Hardware loops (zero-cycle branch)

Selection of issues reported

- #722 Wrong instruction fetch caused by multicycle F instructions
- #723 Misaligned memory instructions set wrong memory access
- #725 No illegal instruction exception raised for non-Zfinx instructions
- #729 FMUL.S sets underflow flag of fflags wrongly
- #731 Custom Xpulp memory instructions set extra memory access
- #742 Simultaneous register file update by custom instructions

RV32IMFC_Zicsr_Zifencei_Zfinx_Xpulp_Xcluster





X-extension verification effort is down to adding its specification

• Example instruction: Sum of dot product on 2 vectors of four unsigned 8-b data



User required input: provided using app's JSON format for regression runs

CV32E40Pv2

Name	Decoding	Execution	Restrictions
CV.SDOTUP.B	1001100 rs2 rs1 001 rd/rs3 1111011	X(rd) = X(rs3) + $X(rs1)[70] * X(rs2)[70] +$ $X(rs1)[158] * X(rs2)[158] +$ $X(rs1)[2316] * X(rs2)[2316] +$ $X(rs1)[3124] * X(rs2)[3124]$	



Application example CV32E40Pv2



2023

JAPAN



Bug case study







Bug case study







QOS Processor flow





App flow















Automated design analysis







Post-analysis configuration

Post-Analysis Processor Integrity SIEMENS Configuration Status Apps Customized 📤 Merge Merged data for RV32IMFCZicsr X from file '/bata/shetalan/cve/test/shell/RISCV/CV32E V2/Xpulp.json' ISA Custom Extensions - Instructions Mnemonic Decoding Restrictions Disassembly Execution ISA CV.LB.I imm[11:0] rs1/rd2 000 rd 0001011 cv.lb.i {rd}, {imn let addr : xlenbits = X(rs1) + EXTS(imm); XXLEN: 32 🖋 [µ]Architecture CV.LH.I imm[11:0] rs1/rd2 001 rd 0001011 cv.lh.i {rd},{imn let addr : xlenbits = X(rs1) + EXTS(imm); X Extensions: A C D E F database Z: Zifencei Zicsr Zfinx Zd CV.LW.I imm[11:0] rs1/rd2 010 rd 0001011 let addr : xlenbits = X(rs1) + EXTS(imm); Xcv.lw.i {rd}, {imn **Custom Extensions:** CV.EXTHS 0110000 00000 rs1 011 rd 010101 cv.exths {rd}, {r X(rd) = EXTS(X(rs1)[15..0])CV.EXTHZ 0110001 00000 rs1 011 rd 010101 cv.exthz {rd}, {r X(rd) = EXTZ(X(rs1)[15..0])µ-Architecture CV.DOTSI 1001000 rs2 rs1 001 rd 1111011 cv.dotsp.b {rd}, X(rd) = EXTS(muls(X(rs1)[7..0],X(rs2)[7..0])DUT Module: cv32e40p cor CV.SDOTI 1001100 rs2 rs1 001 rd/rs3 111101 cv.sdotup.b {rd} X(rd) = X(rs3) + EXTZ(mul(X(rs1)[7..0],X(rs))Fetch Interface: 🖋 Resp. Valid: Remove Instruction(s) Resp. Ready: Resp. Data: Resp. PC: Custom extensions

SYSTEMS INITIATIVE



App assertions

Accortion	Name	Proof Stat	us Witness Status	Validity	Арр
ASSELLION	!	! <any p="" stat<=""></any>	us> • ! <any status=""> •</any>	! <any validity=""> -</any>	
Running	 Properties 				
	RV chk.ops.RESET a	open	open	up to date	Processor
	RV_chk.ops.BUBBLE_a	open	open	up to date	Processor
Jan 2	RV chk.ops.INTR Handle a	open	open	up to date	Processor
	RV chk.ops.XCPT IF ID a	open	open	up to date	Processor
	RV_chk.ops.XCPT_WB_a	open	open	up to date	Processor
	RV_chk.ops.XCPT_MEM_a	open	open	up to date	Processor
	RV_chk.RV32I.FENCE_a	open	open	up_to_date	Processor
	RV_chk.RV32I.WFI_a	open	open	up_to_date	Processor
	RV_chk.RV32I.ECALL_a	open	open	up_to_date	Processor
	RV_chk.RV32I.xRET_a	open	open	up_to_date	Processor
_	RV_chk.RV32I.EBREAK_BreakPoint_a	open	open	up_to_date	Processor
Run	RV_chk.RV32I.EBREAK_HaltReq_a	open	open	up_to_date	Processor
ssertions	RV_chk.RV32I.EBREAK_ForcedEntry_a	open	open	up_to_date	Processor
	RV_chk.RV32I.MEM_a	open	open	up_to_date	Processor
	RV_chk.RV32I.MEM_MultiAccess_a	open	open	up_to_date	Processor
	RV_chk.RV32I.BRANCH_a	open	open	up_to_date	Processor
	RV_chk.RV32I.JUMP_a	open	open	up_to_date	Processor
	RV_chk.RV32I.ARITH_a	open	open	up_to_date	Processor
	RV_chk.RV32Zicsr.CSRx_a	open	open	up_to_date	Processor
	RV_chk.RV32Zifencei.FENCE_I_a	open	open	up_to_date	Processor
	RV_chk.RV32M.DIV_a	open	open	up_to_date	Processor
	RV_chk.RV32M.MUL_a	open	open	up_to_date	Processor
	RV_chk.RV32C.ARITH_a	open	open	up_to_date	Processor
	RV_chk.RV32C.MEM_a	open	open	up_to_date	Processor
	RV_chk.RV32C.MEM_MultiAccess_a	open	open	up_to_date	Processor
	RV_chk.RV32C.BRANCH_a	open	open	up_to_date	Processor
	RV_chk.RV32C.JUMP_a	open	open	up_to_date	Processor
	RV_chk.RV32X.CV_EXTHS_a	open	open	up_to_date	Processor
	RV_chk.RV32X.CV_EXTHZ_a	open	open	up_to_date	Processor
	SVA Named Properties				

SVA Sequences





RV32IMC

_Zifencei

Assertions

_Zicsr

27

Application example CV32E40Pv2

Design specification

- + Floating point & X custom instruction set extensions
 - Post-incrementing load & store
 - ALU & Multiply accumulate
 - Single instruction multiple data (SIMD)
 - Hardware loops (zero-cycle branch)

Selection of issues reported

- #722 Wrong instruction fetch caused by multicycle F instructions
- #723 Misaligned memory instructions set wrong memory access
- #725 No illegal instruction exception raised for non-Zfinx instructions
- #729 FMUL.S sets underflow flag of fflags wrongly
- #731 Custom Xpulp memory instructions set extra memory access
- #742 Simultaneous register file update by custom instructions

RV32IMFC_Zicsr_Zifencei_Zfinx_Xpulp_Xcluster





Summary



Over 10x improvement

On verification setup and runtime



High degree of automation

Designed to easily verify custom RISC-V cores



Exhaustive & complete verification

Leaves no bugs and exposes vulnerabilities

Superior & unique

Unrivalled expertise & leverage unique solutions





Enabling high-quality processors Siemens EDA supports the RISC-V community







Disclaimer

- © Siemens 2024
- Subject to changes and errors. The information given in this document only contains general descriptions and/or performance features which may not always specifically reflect those described, or which may undergo modification in the course of further development of the products. The requested performance features are binding only when they are expressly agreed upon in the concluded contract.
- All product designations may be trademarks or other rights of Siemens AG, its affiliated companies or other companies whose use by third parties for their own purposes could violate the rights of the respective owner.





Contact

Published by Siemens EDA Seiya Nakagawa Application Engineer 20F Gotenyama Trust Tower

7-35, Kita-Shinagawa 4-chome, Shinagawa-ku,

Tokyo 140-0001, Japan

E-mail seiya.nakagawa@siemens.com



