

## System Verification with MatchLib

Russell Klein, Program Director

Siemens EDA

SIEMENS



# Agenda

- Motivation
- MatchLib
- AXI Bus Modeled in MatchLib
- Processor Models
  - Host Code
  - Fast ISS
  - RTL
- A Simple Design Example







## Motivation

- System Level Verification needs to be done early
  - RTL is available too late, and runs to slowly
  - Emulation and FPGA prototypes are available after RTL
- Virtual prototypes can be available early
  - But may not match final design
  - Verify what you build
- MatchLib is a synthesizable (thru HLS) communication framework
  - Enables early and practical system level verification
  - Higher level than RTL, much higher performance
  - Throughput accurate with the implementation





# Path from Abstract to Detailed

- With HLS functional blocks can be modeled and simulated at the high level
- With MatchLib, communication elements can now be modeled and simulated abstractly

• We need to also bring in IP like processors







# What is MatchLib?

- Modular Approach To Circuits and Hardware Library
- Developed by NVIDIA Labs while creating a machine learning accelerator
  - Needed a more abstract method for simulating system behavior
  - Needed to be able to closely (but not exactly) model performance
- Needed to evaluate many different architectures for performance and power
  - Could not afford to design them all in RTL
  - Could not afford to be significantly wrong





# What is MatchLib?

- Library of reusable communication models and functions
  - Encapsulate verified functionality
  - Encapsulate QoR optimized implementation
  - Heavy use of templates and parameterization
- Common HW communication components modeled as
  - C++ functions: datapath description
  - C++ classes: state updating methods
  - SystemC modules: self contained modules
- Testbench components





# MatchLib Addresses Complexity and Risk SIEMENS

- The complexity/risk in many of today's advanced HW designs has shifted from the past.
- Today's HW designs often process huge sets of data, with large intermediate results.
  - Machine Learning
  - Computer Vision
  - 5G Wireless
- The design of the memory/interconnect architecture and the management of data movement in the system often has more impact on power/performance than the design of the computation units themselves.
- Evaluating and verifying memory/interconnect architecture at RTL level is not feasible:
  - Too late in design cycle
  - Too much work to evaluate multiple candidate architectures.
- The most difficult/costly HW (& HW/SW) problems are found during system integration.
  - If integration first occurs in RTL, it is very late and problems are very costly.
  - MatchLib lets integration occur early when fixing problems is much cheaper.



# **NVIDIA Matchlib vs RTL Results**

#### **RC17 SYSTEMC-BASED VERIFICATION**

#### Functional and Performance Verification on SystemC models

# Step2 - HLS-generated verilog self-testing Step1 - systemC self-testing



#### FUNCTIONAL VERIFICATION

- Most verification run on SystemC/C++, signed off using C++ coverage tools
- Reuse of SystemC testbenches on HLS-generated RTL DUTs
- Automated stall injection and in-design assertions for improved coverage
- PERFORMANCE VERIFICATION
- Sim-accurate SystemC models for Latency-Insensitive Channels
- Up to 30x speedup vs. RTL
- Less than 2.6% error in cycle count

#### **RC17 SOC PHYSICAL DESIGN**

87M Transistor SoC in TSMC 16nm FinFET

	131	1988 L 1
States Baller	181	sinter station
	14	
1.2		12.12
		6 . A .
Timing Slack Measurement TDCs	GALS	Clock Generators
		the second
<b>Similaria</b>	Distantial of the	NOT INCOME.

	RC17 Stats
Die Size	4 mm <sup>2</sup>
Partitions	19 (5 unique)
Frequency range	510 MHz - 1.96 GHz
Voltage range	0.55-1.2 Volts
Performance (16b GMACS)	61.2-235.2
Max GMACS/W	192.1
Programmability	ML workloads (NN inference, K-means)





# MatchLib is Open Source on Github

## https://github.com/NVlabs/matchlib

Or search for "matchlib github"

#### @ MatchLib

#### build passing

MatchLib is a SystemC/C++ library of commonly-used hardware functions and components that can be synthesized by most commercially-available HLS tools into RTL.

Doxygen-generated documentation can be found here.

MatchLib is based on the Connections latency-insensitive channel implementation. Connections is included with the Catapult HLS tool and is available open-source on HLSLibs. Additional documentation on the Connections latency-insensitive channel implementation can be found in the Connections Guide.

#### **Getting Started**

#### **Tool versions**

MatchLib is regressed against the following tool/dependency verions:

	Matchill						
	Main Page Class List	Components Class Index	Namespaces Class Hierarchy	Classes Class Members	Files		
lass List							
ere are the classes, structs, unions and interfac	es with brief descriptions:						
N axi							
N Connections							
N match							
N nyhis							
C Arbiter							
C Arbiter< 1, Roundrobin >							
C Arbiter< size_, Static >							
C ArbitratedCrossbar							
C Arbitrated Scratchpad							
C Arbitrated ScratchpadDP							
C AxiAddWriteResponse							
C AxiArbiter							
C AxiLite Slave To Mem							
C AxiMasterGate							
C AxiRemoveWriteResponse							
C AxiSlaveToMem							
C AxiSlaveToReadyValid							
C AxiSlaveToReg							
C AxiSplitter							





**SIEMENS** 

# More Details

- Good 30 minute intro video here:
  - https://webinars.sw.siemens.com/nvidia-design-and-verification-of-a-1/room
  - or Google "nvidia machine learning mentor events"

#### DESIGN AND VERIFICATION OF A MACHINE LEARNING ACCELERATOR SOC USING AN OBJECT-ORIENTED HLS-BASED DESIGN FLOW

Brucek Khailany and Rangharajan Venkatesan NVIDIA

**NVIDIA** 

#### NVIDIA RESEARCH High-Productivity VLSI Design Research Areas

#### RTL Design and Verification Cloc

Raise the level of design abstraction to C++

with High Level Synthesis (HLS) tools

Libraries of commonly used hardware

Collaboration between NVIDIA, Harvard,

Mentor Graphics Catapult-HLS Team

components in C++

- Clocking and Timing Closure
- 1000s of distributed clock generators
  - Correct-by-construction communication

Floorplanning

Small partitions for place-and-route tools with auto-generated floorplans



Accellera Systems Initiative





# Key Parts of MatchLib

- "Connections"
  - Synthesizable (HLS) Message Passing Framework
  - SystemC/C++ used to accurately model concurrent IO that synthesized HW will have
  - Automatic stall injection enables interconnect to be stress tested at C++ level

#### Parameterized AXI4 Fabric Components

- Router/Splitter
- Arbiter
- AXI4 <-> AXI4Lite
- Automatic burst segmentation and last bit generation
- Parameterized Banked Memories, Crossbar, Reorder Buffer, Cache
- Parameterized NOC components







# MatchLib AXI4

- Class that models the AXI-4 protocol using a combinatorial channel
- Configurable for
  - Width of address, data, ID, and user fields
  - Optional read response and "last" signal
- Access classes
  - axi::axi4<Cfg>::read::master and axi::axi4<Cfg>::read::slave
  - axi::axi4<Cfg>::write::master and axi::axi4<Cfg>::write::slave
- Current version only performs full bus-width accesses
  - We extended these class with read\_xx and write\_xx methods for partial bus width accesses





# **AXI** Configuration

#### #ifndef INCLUDED SYS AXI STRUCT H #define \_\_INCLUDED\_SYS\_AXI\_STRUCT\_H\_\_ struct sysbus axi4 config { enum { dataWidth = 64, addrWidth = 44,useVariableBeatSize = 0, useLast = 1, useMisalignedAddresses = 0, useBurst = 1, useWriteStrobes = 1, useFixedBurst = 0, maxBurstSize useWrapBurst = 0. = 256. useQoS = 0, useLock = 0, = 0, useCache useProt = 0, useReaion = 0. aUserWidth = 0, wUserWidth = 0, bUserWidth = 0, rUserWidth = 0, idWidth = 4, useWriteResponses = 1 }; }; typedef typename axi::axi4\_segment<sysbus\_axi4\_config> sysbus\_axi; typedef typename axi::axi4 segment<axi::cfg::standard> local axi64; typedef typename axi::axi4<axi::cfg::lite nowstrb> local axi4 lite: typedef typename axi::axi4 segment<axi::cfg::lite nowstrb> local axi4 lite seq; #endif

- Driven off a set of emuns in a configuration struct
- Used by classes and functions to implement a specific AXI
- Common configurations are provided with the library





## **AXI Bus Segments**

class my\_hw\_module : public sc\_module, public sysbus\_axi
{

#### public:

#### //== Ports

sc\_in<bool> clk; sc\_in<bool> reset\_bar; r\_master read\_master; w\_master write\_master;

r\_slave read\_slave; w\_slave write\_slave;

#### //== Local signals

r\_chan w\_chan read\_bus\_signals; write\_bus\_signals;

- From configuration struct, bus segments and ports are defined
- r\_master, w\_master are ports with the sc\_in/sc\_out to attach to a slave
- r\_slave, w\_slave are ports with the sc\_in/sc\_out to attach to a master
- r\_chan, w\_chan are signal bundles used in a module
- All these have methods that are used to affect traffic on the bus





## **Payload Definitions**

#### //== Local Signals

aw\_payload aw; w\_payload w; b\_payload b; ar\_payload ar; r\_payload r;

{

}

```
//== send data method
```

```
void send_it(sc_int addr, sc_int *data, sc_int count, sc_int)
```

```
aw.addr = addr;
aw.len = count;
aw.id = master_id;
```

```
w_master.aw.Push(aw);
```

```
w.strb = 0xF;
for (int i=0; i<count; i++) {
    w.data = data[i];
    w.last = (i == count-1) ? 0 : 1;
    w_master.w.Push(w);
}
```

```
b = w_master.b.Pop();
```

if (b.resp != Enc::XRESP::OKAY) printf("something bad happened! \n");

- Each bus segment aw, w, b, ar, and r have "payload" structures that are defined from the configuration
  - contain signals for each bus segment
- These are used to affect data transfers on the bus
  - Push() and Pop() the payloads in the





# Creating an AXI Fabric







# Creating an AXI Fabric







SIEMENS

## Fabric - Splitters

class fabric : public sc\_module, public sysbus\_axi

//== Ports
sc\_in<bool> clk;
sc\_in<bool> reset\_bar;

r\_slave r\_cpu, r\_acc; w\_slave w\_cpu, w\_acc;

#### //== Local signals

r\_chan r\_cpu2mem, r\_cpu2uart, r\_cpu2acc; w\_chan w\_cpu2mem, w\_cpu2uart, w\_cpu2acc;

r\_chan r\_acc2mem, r\_acc2uart; w\_chan w\_acc2mem, w\_acc2uart;

sc\_signal<32> addr\_bounds[3][2];

#### //== Instances

axi\_splitter<sysbus\_axi4\_config, 3, 32> cpu\_router; axi\_splitter<sysbus\_axi4\_config, 2, 32> acc\_router;

SC\_CTOR(fabric) {

```
addr_bounds[0][0] = 0x70000000; addr_bounds[0][1] = 0x7FFFFFF; // shared mem
addr_bounds[1][0] = 0x60000000; addr_bounds[1][1] = 0x6000FFF; // UART
addr_bounds[2][0] = 0x60010000; addr_bounds[2][1] = 0x6001FFF; // Accelerator
```

// attach signals to routers

- Splitters fan out the AXI signals based on the "addr\_bounds" array
- This code fragment shows items relevant to splitters
  - Omits other details





## Fabric - Arbiters

class fabric : public sc\_module, public sysbus\_axi
{

#### //== Ports

sc\_in<bool> clk; sc\_in<bool> reset\_bar;

r\_master r\_mem, r\_uart, r\_acc; w\_master w\_mem, w\_uart, w\_acc;

#### //== Local signals

r\_chan r\_cpu2mem, r\_cpu2uart, r\_cpu2acc; w\_chan w\_cpu2mem, w\_cpu2uart, w\_cpu2acc;

r\_chan r\_acc2mem, r\_acc2uart; w\_chan w\_acc2mem, w\_acc2uart;

#### //== Instances

axi\_arbiter<sysbus\_axi4\_config, 2, 4> mem\_arbiter; axi\_arbiter<sysbus\_axi4\_config, 2, 4> uart\_arbiter; axi\_arbiter<sysbus\_axi4\_config, 1, 1> acc\_arbiter;

SC\_CTOR(fabric) {
 // attach signals to routers

- Arbiters act as a multiplexer selecting a transaction from the splitters
- This code fragment shows items relevant to arbiters
  - Omits other details





# Including a CPU in the Simulation

- No CPU models are available with MatchLib interfaces
  - Some type of "wrapper" is required to interface CPU model to the design

## CPU Models

- Host Code Execution (HCE)
  - Very fast, functionally accurate
- Fast Instruction Set Simulators (Spike, QEMU, AFM, OVPSim)
  - Runs target instruction set, functionally accurate
- RTL
  - Slow, but clock cycle accurate





SIEME

# Host Code Execution

- Code is compiled for the host (simulation computer)
- Annotations are made for bus cycles to be sent to hardware
- Code activity is not included in the simulation
  - Instruction fetches and stack/data references are omitted
  - This may or may not impact your verification goals











# HCE Example – SystemC wrapper

#### SIEMENS

<pre>class host_code_th {</pre>	b : public sc_module, public sysbus_axi
public:	
sc_in <bool> o sc_in<bool> i</bool></bool>	clk; reset_n;
r_master u w_master v	read_master; write_master;
void sw_thread	()
write_master	r.reset(); .reset();
wait();	
cpu_thread()	);
<pre>sc_stop(); }</pre>	

SC\_CTOR(host\_code\_tb)

- Wrapper for HCE function
- Defines clk, reset, and bus connection
- Calls "cpu\_thread()" which can perform any function





# HCE Example – cpu\_thread

## SIEMENS

- void cpu\_thread()
  {
   int x;
   int errors;
   TB\_WRITE(0x1234, 0xA5A5);
   x = TB\_READ(0x1234);
   if (x != 0xA5A5) {
   errors++;
   report\_error(MISMATCH, 0x1234);
   }
   return;
- cpu\_thread() can perform read and write operations on the AXI bus
  - Typically, through macros so code can be consistent through different stages of verification
- cpu\_thread is a member function of class host\_code\_tb



}



# HCE Example – Bus Interface Macros

# #ifdef HOST #define TB\_READ(ADDR) \ (read\_master.single\_read(ADDR).data) #define TB\_WRITE(ADDR, DATA) \ (write\_master.single\_write((ADDR), (DATA))) #else // embedded code #define TB\_READ(ADDR) \ (\*((volatile unsigned int \*) (ADDR))) #define TB\_WRITE(ADDR, DATA) \ \*((volatile unsigned int \*) (ADDR)) = (DATA) #endif #define SET\_SIZE\_REGISTER(VALUE) \

#define SET\_SIZE\_REGISTER(VALUE) \
 TB\_WRITE(SIZE\_REG\_ADDR, VALUE)
#define GET\_SIZE\_REGISTER \
 TB\_READ(SIZE\_REG\_ADDR)

- Allows for common code for HCE and cross compiled
- Macros can be defined for different sized accesses and named peripheral registers
  - Can drive burst cycles (approximating cache line accesses)





SIEMENS

# Fast Processor Simulator

- Code is cross compiled for the target processor
  - Running actual ARM or RISC-V instructions
- Processor simulator interprets instructions and emulates behavior of the program on the target processor
- Bus cycles are generated using address dereferences
  - works the same as on a real processor
- Like HCE, code activity is (typically) not included in the simulation
  - Local memory is used for code and data storage
  - Instruction fetches and stack/data references are omitted from simulation
  - This may or may not impact your verification goals





# Fast Processor Example







**SIEMENS** 

# Fast Processor Simulator

- There are many fast processor models
  - QEMU, Spike, OVPSim, AFM, etc.
- All run in the 100s -1,000s of millions of instructions per second
- Not clock cycle accurate, usually do not model caches
- Each will have different methods for capturing bus cycles
  - We used QEMU (Quick EMUlator) <u>http://www.qemu.org</u>





# QEMU – co-simulation basics, SystemC side

- AXI transactor thread launches QEMU process, with executable image
  - Can be done with threads, more complex but faster
- Thread creates sockets for IPC
- Waits on reset()
- Then waits on bus cycle or advance command from socket
- Get bus cycle or advance command
  - Run bus cycle and return result or advance a number of wait() operations





# QEMU – co-simulation basics, ISS side

- Defines I/O memory region to trap bus cycles
  - memory\_region\_init\_io()
- Connects to sockets for IPC
- Using TCG plugin, set up instruction count limit
  - QEMU advances only a certain amount of time, then communicates with HW
  - Run to next I/O cycle (bus operation) or instruction count limit
    - If instruction count limit hit, send "advance" command
    - If I/O cycle hit, send cycle and get result





SIFME

# **RTL Processor Models**

- Neither HCE nor ISS models of software behavior are timing accurate
  - No model of code and data accesses
  - No model of the impact of caches
  - No model of the computation time
- **IF** the processor and software materially impact the performance of the system, then a realistic model is needed
  - Usually, this is RTL
- An RTL processor can be combined with MatchLib and SystemC for higher performance, but throughput accurate verification
- RTL + SystemC is well understood
  - But there are some quirks with MatchLib





#### SIEMENS **RTL Example** Logic Simulation Process UART SystemC/ Verilog CPU (RTL) AXI Shared Memory Fabric Inference Accel Code & data SystemC/MatchLib memory Verilog RTL





# Top level Verilog

```
module top (input clk, input reset_bar);
wire aw ready;
wire aw_valid;
wire [75:0] aw_msg; // repeat for all segments
systemc_subsystem_wrapper scsw( // SystemC subsystem
   .clk(clk), .reset_bar(reset_bar),
   aw_ready_port
                   (aw_ready),
   .aw_valid_port
                   (aw_valid),
                   (aw_msg), // repeat for all segments
   .aw_msg_port
):
rocket subsystem risc v( // RTL processor
   .clk(clk), .reset_bar(reset_bar),
   aw_ready_port
                   (aw_ready),
   .aw valid port
                   (aw valid),
                    (aw_msg), // repeat for all segments
   .aw_msg_port
```



- All AXI segments declared as ready/valid/msg triplet
- Size would be a summation of field widths





## SystemC Sub-system Wrapper

SC\_MODULE(systemc\_subsystem\_wrapper)

sc\_in<bool> sc\_in<bool>

clk; reset\_bar;

sc\_in<bool> aw\_ready\_port; sc\_in<bool> aw\_valid\_port; sc\_in<sc\_lv<76>> aw\_msg\_port; // repeat for all segments

systemc\_sub\_system scs;

```
SC_CTOR(systemc_subsystem_wrapper)
{
    scs.clk(clk);
```

scs.reset\_bar(reset\_bar);

```
scs.w_cpu.aw.rdy(aw_ready_port);
scs.w_cpu.aw.val(aw_valid_port);
scs.w_cpu.aw.msg(aw_msg_port);
```

// repeat for all segments

 "msg" bundles passed to SystemC as sc\_lv logic vectors

 ready/valid/msg triplet is mapped to <port\_name>.<seg>.[rdy|val|msg]





## **Rocket Subsystem Verilog**

```
module rocket_subsystem (input clk, input reset_bar,
    input aw_ready,
    output aw_valid,
    output [75:0] aw_msg,
    // repeat for all segments
);
```

// declarations and code here...

// assignments to/from msg to local signals

```
assign aw_msg = {aw_len, aw_addr, aw_id};
assign w_msg = {w_strb, w_last, w_data};
assign {b_resp, b_id} = b_msg;
```

```
assign ar_msg = {ar_len, ar_addr, ar_id};
assign {r_last, r_resp, r_data, r_id} = r_msg;
```

#### SIEMENS

- "msg" bundles are passed into System Verilog module
- Break out into individual signals using the Verilog concatenate operator

- For ordering, you need to dig through matchlib/axi code to find declaration.
- Pro Tip: or compile and bring up in a waveform viewer or debugger





## Example



- SIEMENS
- Yolo object recognition algorithm
- Characterize function/performance of AI accelerator with MatchLib and RISC-V processor

Code available at: https://github.com/hlslibs/ac\_ml/tree/master/designs/HLS\_SEMINAR\_2021/system\_design





# Example Design







**SIEMENS** 

# Results

Processor	Interconnect	Accelerator	Run time for 1 inference (seconds)	Accuracy
Host Code	C++ (N/A)	C++	12	n/a
Host Code	CONNECTIONS_FAST_SIM	C++	1,027	n/a
Host Code	CONNECTIONS_ACCURATE_SIM	C++	6,455	n/a
Fast ISS (QEMU)	CONNECTIONS_ACCURATE_SIM	C++	7,272	n/a
RTL	CONNECTIONS_ACCURATE_SIM	C++	97,329	+/- 1%
RTL	RTL	RTL	(est) 2,600,000	





# System Verification With MatchLib

- MatchLib enables earlier verification at the system level
  - Verify what you build
- A processor can be brought into the simulation in several forms
  - Host Code Execution
  - Fast Instruction Set Simulator
  - RTL
- Enables fast functional verification, and slower throughput accurate verifications
  - Much faster and earlier than possible with traditional design cycles

Code available at: <a href="https://github.com/hlslibs/ac\_ml/tree/master/designs/HLS\_SEMINAR\_2021/system\_design">https://github.com/hlslibs/ac\_ml/tree/master/designs/HLS\_SEMINAR\_2021/system\_design</a>





SIFME



# Thank You

Russell.Klein@Siemens.com https://github.com/russ-klein









