DESIGN AND VERIFICATION THE DOUG CONFERENCE AND EXHIBITION



MUNICH, GERMANY DECEMBER 6 - 7, 2022

### Static Sign-Off Best Practices Learnings and Experiences from Industry Use Cases

Vikas Sachdeva, Senior Director of Product Strategy and Worldwide Business Development





# The Verification Challenge

#### Percentage of ASIC/IC Project Time Spent in Verification



Source: Wilson Research Group and Mentor, A Siemens Business, 2020 Functional Verification Study





# The Verification Challenge

#### Mean Time ASIC/IC Design Engineer is Doing Design vs Verification



Source: Wilson Research Group and Mentor, A Siemens Business, 2020 Functional Verification Study





# Verification Methodologies – Dynamic Verification

- Compute design behavior for user specified testcases
- Check the computed behavior for failures
- Examples: Simulation and Emulation







# Verification Methodologies – Formal Verification

- Uses the tools to mathematically analyze the space of possible behavior of a design
- Example: Equivalence checking, Formal Property Verification



Source: Formal Verification – An essential Toolkit



# Verification Methodologies – Static Verification

- Utilizes search and analysis techniques
- Checks for design failures under all possible testcases
- Examples: STA, Lint, CDC etc.





### Comparing Simulation, Formal & Static Sign-Off







### 3 Verification Methodology Metrics







# Comparing Simulation, Formal & Static Sign-Off – On verification metrics

Verification Metric	Simulation	Formal	Static Sign-off
Analysis always finishes	Yes	No	Yes
100% of failures found for target checks	No	Yes	Yes
All violations flagged are definite failures	Yes	Yes	No





### Learnings and Experiences from Google's Cloud Based Sign-Off Methodology





## TPU – Custom Hardware for Machine Learning

Source: https://www.realintent.com/google-staticsign-off-methodology-results/



Enabling businesses to manage more data, Even with Moore's Law over





# Google ASIC Methodology – Main Challenges

#### Speed

- Very fast design cycle for ASIC and system
- Rapid bring up and deployment



#### Capacity

- Very complex ASICs
- Power, performance, and other tradeoffs



Source: https://www.realintent.com/google-static-sign-off-methodology-results/





# Clocking is the Primary Challenge in ASIC Design



#### **ASIC:** Type of Flaws Contributing to Respin





### Google Static Sign-Off Best Practices – #1 Static Checks First



Source: Wilson Research Group and Mentor, A Siemens Business, 2018 Functional Verification Study

\* Multiple answers possible





# Google Static Sign-Off Best Practices - #2 Breadth of Static Sign-Off Checks







# Google Static Sign-Off Best Practices - #3 Continuous Static Checks







# Impact of Google's Static Sign-Off Methodology

- More bugs were found by continuous approach
  - Nightly static runs
  - Automatic dashboard updates
  - Automatic bug filing
- Reduced late-stage RTL changes
  - Higher quality RTL reduces risk of expensive iterations
  - Saves ECO efforts
- Better Schedule Control
  - Reduced violation noise as the most pressing signoff challenge









### Learnings and Experiences from Nvidia's Sign-Off Methodology





### Static Signoff Tools: When and Where

#### **Module Creation**

- Lint
- Formal Lint

#### **Functional Block**

- Lint
- CDC
- RDC

#### Assembled Design

- Multi-Clock CDCRDC
- Gate-Level Chip
- CDC





# Problems Solved – Catching Problems Others May Miss, Earlier



SYSTEMS INITIATIVE



## Successes – Anecdotes From The Trenches

- Using Lint means we don't find RTL problems at synthesis or equivalence checking.
  - Simple: dangling inputs, multi-driven nets
  - Corner Cases: parallel case, bounds check, arithmetic overflow checks
  - Subtle: Self-Determined Expressions
- CDC
  - Block RTL CDC helps guarantee safe interface design.
  - CDC after Assembly helps catch that inter-block pipelining registers were inserted on the correct clock domain.
  - Full-Chip Gate CDC is a final check, including DFT, ECOs, etc.





### Best Practices – Automation and Enforcement

- Static Sign-Off is not optional!
- Provide push-button flows to create environment, run tool, analyze report, apply waivers.
- Automatically determine Pass/Fail status, post to dashboard.
- Run the tools regularly at prescribed points: at check-in, regressions, project milestones.
- Static Sign-Off is NOT a designer running the tool in a GUI and telling the chip manager it passed. Needs rigor in tool application and result tracking.





### Best Practices – Very Early and Late

- Finding problems earlier dramatically lowers the cost to fix them.
- But, design completeness and correctness evolve over time.
- Also, the design environment (e.g., constraints) evolves over time.
- There's no one best time to run SSO. Need to run at every stage.







# Key Static Signoff Application Capabilities







### Learnings and Experiences from Samsung's Sign-Off Methodology





# Where are We with Design Complexity

- 30% design size increase on average YoY
- More IPs are integrated in SOC
- Design cycle is shrinking

SYSTEMS INITIATIVE





### How are We Doing on Functional Verification

- Deep bug-hunting by strengthening IP level formal verification
- Simulation with multi-cores
- Simulation acceleration using Emulation
- Early SW development using Hybrid Emulation







# How About Static Verification and RTL Sign-Off

- Non-manageable design size with current static tools
  - 30~40 hours runtime & 1TB memory footprint at SOC level CDC → NOT practical!
- Excessive review & debug time/resources
  - 500k CDC paths to review  $\rightarrow$  90 man-weeks
  - Wasting effort to review too many false negatives







### Hierarchical CDC for SOC

- Flat analysis vs Hierarchical analysis
  - Abstracting IP or block level information as "metadata"
  - Using lower level metadata for upper level CDC analysis



STEMS INITIATIVE





< Flat CDC Analysis >

< Hierarchical CDC Analysis >

### Hierarchical CDC for SOC

- Abstracting IP information for block level CDC
- Abstracting block information for SOC level CDC
- Reduction for runtime  $(30h \rightarrow 3h)$  and review man-hours  $(100\% \rightarrow 30\%)$







# We Still Have Challenges!

- Stiff learning curve for formal verification
  - Industry Standard Formal Verification Methodology (such as UVM) may be required
  - Better support for resolving inconclusive assertion is wanted
- Still suffering from excessive debug time & effort
  - Smart technology to reduce false negative (99% in CDC review) is wanted
  - Can we leverage Machine Learning?
- Insufficient tool capacity for multi-billion gate SOCs
  - Can we apply Divide-n-Conquer to all static verification?
  - Hierarchical formal or Emulation for formal?



• We believe we have a lot to improve!!!





### Hailo's Static Signoff Methodology for Edge Al Processor





## Hailo's RTL Static Sign-Off flow



block & full-chip level

•

STEMS INITIATIVE



Constrair

# Static Signoff Challenges for Hailo's Edge Al Processor

- Pressured time-frame for RTL freeze
- Had to sign-off in most efficient manner
- Unfamiliarity with the tool at project start
- Complex clock structure & knowledge was scattered





### Handle Challenges with Efficient Static Tools





Design Challenge Huge amount of compute elements

High Locality





Fast performance





Many repeating identical components

More layers => solves complex problems



Eliminates duplicate violations, reduces noise

Highly efficient shelling flow

Scales well with complexity





### Paulo Alto Networks – Advanced X-Propagation Methodology to identify X-initialization source errors




### Initial Methodology: Analysis During *X-Optimistic Behavior*

- Earlier methodology only involved X-propagation analysis during simulation
- Risked missing issues as dynamic analysis limited by test patterns
- Coverage limited by the test runs





#### Methodology Advancement: Adding X-Propagation Static Sign-off







#### Exhaustive and High Performance

Module	Size (gates)	Meridian RXV		
Module	Size (gales)	Runtime		
module A	5 M	5 min		
module B	30 M	60 min		
module C	7 M	2 min		
module D	5 M	10 min		
module E	4 M	8 min		
module F	3 M	3 min		





### Samsung – Using the right mix of static and dynamic verification for CDC Sign-Off





#### CDC Metastability

- Metastability on CDC paths can lead to
  - Unpredictable results
  - Unpredictable delays

SYSTEMS INITIATIVE

• Synchronizers are used to squelch metastability, but ...



Metastability



#### **Correlation Loss**

- Converging synchronizers cause correlation loss
- CDC Structural verification does report reconvergences and other design problems but ...
- Structural CDC analysis is not enough for:
  - Identifying functional impact of reconvergences
  - Validating the correctness of synchronizations under metastability stress in synchronizers
  - Detecting problems due to signal skews on synchronizer paths



Correlation loss because of reconvergence in CDC





### Dynamic CDC & Traditional In-House Jitter Models

- In Dynamic CDC, reconvergences and other specific CDC problems are checked during functional simulation
- Historically handled by in-house metastability injection model for synchronizers, but ...
- Traditional in-house metastability injection models are not accurate or may cause false injections





#### In-House Models Have Shortcomings

- In-house models have several shortcomings
  - Inject metastability even when only sync drivers changed
  - Inject metastability incorrectly even when pulse is wide enough
  - Do not catch metastability due to shortpulse or combo-glitch
  - Handle clock-gating inadequately



#### Typical Inhouse Metastability-Injection Model



Inhouse Metastability-Injection Models may not be accurate





#### Dynamic CDC and Automated Models





#### Dynamic CDC and Automated Models







#### Traditional CDC Flow

- Conventional CDC Static Signoff Flow has no link between Static Signoff and functional verification
- CDC signoff is done independently with certain assumptions
- Functional verification is done independently with certain assumptions
- No minimal link between CDC signoff & functional verification
  - May lead to silicon issues falling through the cracks







## Samsung Dynamic CDC Flow in Conjunction with Static CDC Flow

- We run Dynamic CDC verification flow together with Static CDC sign-off flow
- The first step to run Conventional simulation without any link to CDC
- This is to ensure simulation regressions are clean without any metastability effects





### Samsung Dynamic CDC Flow in Conjunction with Static CDC Flow



SYSTEMS INITIATIVE



### Samsung Dynamic CDC Flow in Conjunction with Static CDC Flow



SYSTEMS INITIATIVE



#### Bugs Revealed in Case Studies

- When metastability is not modeled in simulations
  - Design appears to work correctly
- When metastability is modeled in simulations

YSTEMS INITIATIVE

• Read operation failure is observed in simulations





#### Bugs Revealed in Case Studies

- When design is simulation without metastability models
  - Design appears to work correctly
- When metastability is modeled in simulations
  - Combo glitch is captured and propagates in the design which leads to FSM malfunction







#### Bugs Revealed in Case Studies

- When metastability is not modeled in simulations
  - Design appears to work correctly
- When metastability is modeled in simulations
  - Unexpected short pulses are detected that are missed leading to design failures







## Use Right Mix of Static and Dynamic Verification for CDC Signoff

- Strengthened metastability modeling compared to conventional synchronizer models
- CDC database for static sign-off is re-used for Dynamic CDC verification No additional effort required
- Problems are detected that pure functional simulation does not reveal
- We recommend running dynamic CDC flow together with static CDC signoff for complete coverage of CDC failures





#### Fujitsu – 30% Reduction In Logic Simulation TAT Using Automatic Formal Techniques





#### Static Approach is Required for Efficiency

- SOC logic scale has become large and complex
- 100s of IPs in SOCs
- 100s of Clock Domains
- Huge amount of verification is needed
- > Bugs are missed in the design process
- Static approach is essential in early debug and for quality improvement





#### 30% Reduction in Simulation TAT Using Automated Formal Techniques

List1: Simple Example of Failure Result for 106,356 Logic-gate SOC

#### Efficient Early RTL Sign-off

- · Whole-chip analysis is achieved
- Found critical deadlock in FSMs in 2 projects
- In 3<sup>rd</sup>-party RTL => revelation to Fujitsu designers!
- A 30% reduction in logic simulation TAT
- Primary-Secondary listing saved design iterations
- · Huge compression of items to review
- Performed focused checks on RTL patterns
- Behavioral control
- FSMs
- Tristate drivers

· · ·		00			
	ERROR (Primary)	WARNING (Secondary)	INFO		
DESIGN CHECKS	6	0	98		
FSM CHECKS	1	9	348		
LANGUAGE	0	0	31		
COVERAGE	397	7214	92674		

Designer could solve FSM issue by solve only one error debug Other tool detected these as 10 errors (Not 1 error and 9 warnings)







#### Use Effective Static Tools For Efficiency

- Static approach is essential for robust sign-off
  - Early RTL sign-off and CDC sign-off are iconic examples
  - Complex High-end Computer and Networking SOCs require systematic static sign-off
- Effective static tool introduction itself became systematic sign-off methodology





#### SK Hynix – Advanced Reset Design and Verification Methodology





#### Our Reset Design Challenge

- Multiple primary resets
- Primary resets feed large number of synchronizers (secondary resets)
- Numerous combinations and interactions of primary and secondary resets and their clamping logic







#### Our Reset Verification Challenge

- Verification of multiple interactions of primary and secondary resets and their clamping logic
- Primary resets used in multiple complex waveform scenarios







#### Traditional Approaches and Limitations

- Dynamic verification using simulation
- Verification by running regressions tests on FPGA
- Limitations
  - Requires a large number of test benches to over all our reset cases
  - Requires large number of CPU and Human resources











# Renesas – Efficient functional sign-off by automatic assertion generation for RTL building blocks





### The Verification Challenge

- System-level validation is complex, slow, and incomplete, pushing up HW design cost
- Systematic functional sign-off is an underserved imperative
- Vast gap between low-level RTL checks and systemlevel functional RTL sign-off
- Must Bridge the Gap!



- System-level validation is very hard due to
  - 3<sup>rd</sup>-party IP, Distributed design team, Legacy RTL in SOC assembly
- Stimulus automation has been the focus so far
  - Constraint random, Formal, PSS, UVM..
- <u>But, Manually-Guided Checkers are Slow, Unstable,</u> <u>and Insufficient</u>
  - Researching, planning, coding, reviewing, debugging..
- Need automation in checker generation also!







#### Auto-Inferred Building-Block Property Checking (AIPC)



- Most designs have primitive building-blocks
  - Counter, FSM, FIFO, Stack, FF-Sync, RAM, Shift-Reg etc.
- <u>Advanced Functional Static Analysis</u> successfully automatically infers such building-blocks in RTL
- Generate white-box assertions based on <u>Simple</u>
   <u>Assertion Template</u> for each building-block type
- Bind these assertions to RTL using co-generated bind files without user effort
- AIPC method allows uniform safety and coverage criteria to be created across a variety of implementations

SYSTEMS INITIATIVE

Success

Failure or Absent Coverage



#### AIPC Assertion Library

COUNTER	RAM DP	FF SYNC
<ul> <li>Initialization</li> <li>Load data</li> <li>Hold data</li> <li>Count</li> <li>Loaded value</li> </ul>	<ul><li>Initialization</li><li>Data integrity</li><li>Unknown value</li></ul>	<ul><li>Initialization</li><li>Data stability</li><li>Synchronization</li></ul>
FSM	RAM SP	GRAYCODE SYNC
<ul><li>State initialization</li><li>State transition</li></ul>	<ul><li>Initialization</li><li>Data integrity</li><li>Unknown value</li></ul>	<ul><li>Initialization</li><li>Data stability</li></ul>
FIFO	SISO SHIFTREG	HANDSHAKE SYNC
<ul> <li>Initialization</li> <li>Overflow</li> <li>Underflow</li> <li>Full</li> <li>Empty</li> <li>Empty pointer</li> <li>Full pointer</li> <li>Data integrity</li> </ul>	<ul><li>Initialization</li><li>Shift check</li></ul>	<ul> <li>Data stability</li> <li>Complete cycle</li> <li>No ack without request</li> <li>Req not asserted until ack deasserted</li> </ul>
STACK	PIPO SHIFTREG	MUX SYNC
<ul> <li>Initialization</li> <li>Push</li> <li>Pop</li> <li>Empty</li> <li>Full</li> <li>Data Integrity</li> <li>Empty pop</li> <li>Full push</li> </ul>	<ul><li>Initialization</li><li>Shift check</li></ul>	<ul> <li>Control signal stability</li> <li>Data stability</li> </ul>





#### GUI Snapshots

		· AIG View (on dev4)				$\odot$ $\otimes$ $\otimes$				
Assertion	generation tab	AIG View					1			E 4
		20			la 💰 🇞 🔪	5 0 0 3				
		Export Ge	enerate Close S	ource Schematic FSM De	bug Edit Add Del	ete Undo Redo Undo/Redo	Hide/Show			
	Schem Cone Source	Fi	ile	View	Attributes+ Now + No	Edit	Columns			
	Bookmarks:									
	1 module Shifter( PISO_in, SISO_i	FSM	HO TOM NAM	OF SHIFT REGISTER				Building-block	summary view	8:
	<pre>input clk, rst, load;</pre>			Inforroe	Duilding blo					
	<pre>4 input SIS0_in, SIP0_in;</pre>	id V Ou	utputFileLine		i bulluling-bic	DCK Types	ModuleScope	Clock	Reset	Assertions
	5 <b>input</b> [7:0] PISO_in, PIPO_in; 6	1 1 or1	1200_ic_fsm.v:104	mdo_rr_logic_copiniou	_orizeo_ino_top.or incury	mod_tr_logic_top.mod_or1200_r	m0_top.or or1200_ic_fsm	mod_VP_logide.mod_or1200_r	m0_top.or mod_VP_logic_top.mod	STATISTICS FSM INIT
	<pre>7 output SIS0_out, PIS0_out;</pre>	2 2 or1	1200_except.v:451	mod_VP_logic_top.mod	_or1200_m0_top.or Mealy	mod_VP_logic_top.mod_or1200_r	m0_top.or or1200_except	mod_VP_logic_top.mod_or1200_r	m0_top.or mod_VP_logic_top.mod	Or12
	<pre>8 output[7:0] SIP0_out, PIP0_ou 0</pre>	3 3 0r1	1200_except.v:166	mod_VP_logic_top.mod	_or1200_m0_top.or Mealy	mod_VP_logic_top.mod_or1200_r	mu_top.or or1200_except	mod_VP_logic_top.mod_or1200_r	mu_top.or mod_VP_logic_top.mod	STI2
	10 SISO Shift	5 5 orl	1200_0C_ISIN.V.127	mod VP logic top mod	or1200 ml top or Mealy	mod_VP_logic_top.mod_or1200_r	ml_top.oror1200_dc_tsm	mod VP logic top mod or1200 r	mo_top.or mod_VP_logic_top.mod	012
	eg [7:0] SISO;	6 6 or1	1200 except v:451	mod_vr_logic_top.mod	or1200 m1 top or Mealy	mod VP logic top mod or1200 r	m1 top or or1200_ic_ism	mod VP logic top mod or1200 r	m1_top.ormod_VP_logic_top.mod	lor12
	if (!rst) SIS0 <= 8'b0;	7 7 orl	1200 except v 166	mod VP logic top mod	or1200 m1 top or Mealy	mod VP logic top mod or1200 r	m1 top or or1200 excep			
Source view	<pre>14 else SIS0 &lt;= {SIS0_in,SIS0[</pre>	8 8 or1	1200 dc fsm.y:127	mod VP logic top.mod	or1200 m1 top.or Mealy	mod VP logic top.mod or1200 r	m1 top.or or1200 dc fsr	Assertions for se	lected Building	-block
	<pre>15 assign SIS0_out = SIS0[7]; 16</pre>	9 9 wb	conmax arb.v:91	mod VP logic top.mod	wb conmax top.s Moore	mod VP logic top.mod wb conn	nax top.s wb conmax are	mod VP logic top mod wp conn	nax top.s mog VP logic top.mog	WD >
for selected	17 // SIPO Shift	10 10 wb	conmax_arb.v:91	mod VP logic top.mod	wb_conmax_top.s Moore	mod VP logic top.mod wb conn	nax top.s wb conmax art	mod VP logic top.mod wb conn	nax top.s mod VP logic top.mod	wb
Duilding	18 reg [7:0] SIPO;	11 11 wb	_conmax_arb.v:91	mod_VP_logic_top.mod	wb_conmax_top.s Moore	mod_VP_logic_top.mod_wb_conn	nax_top.s wb_conmax_art	mod_VP_logic_top.mod_wb_conn	nax_top.s mod_VP_logic_top.mod	wb
Building-	<pre>20 if (!rst) SIPO &lt;= 8'b0;</pre>	4								View Assertions Template
block	21 else SIPO <= {SIPO in, SIPO[	FSM Details								
bioten	23	id V Outp	outSignal	Clock		Reset	ResetValue	TransitionEnable	FromState     ToState	<u>*</u>
	24 // PISO Shift 25 reg [7:0] PISO:	1 4 {mod	d VP logic top.mo	d or1200 m0 top mod VP	logic top.mod or1200 m0 to	p.or mod VP logic top.mod or120	00 m0 top.or 3'h0	DUT.mod VP logic top.mod or1200 i	m0 100 000	
Falses 19	26 always @ (posedde clk or nede	2 4 (mor	d VP logic ton mo	d or1200 m0 ton mod_VP	logic_top.mod_or1200_m0_to	p.or mod_VP_logic_top.mod_or120	00_m0_top.or 3'h0	(!" DUT.mod_VP_logic_top.mod_or1200	_m 100 000	
Page: 1/1	Bookmarks:				logic_top.mod_or1200_m0_to	p.or mod_VP_logic_top.mod_or120	00_m0_top.or 3'h0	DUT.mod_VP_logic_top.mod_or1200_	m0 110 000	
				*J_VP	logic_top.mod_or1200_m0_to	p.or mod_VP_logic_top.mod_or120	00_m0_top.or 3'h0	((!`DUT.mod_VP_logic_top.mod_or120	0_m 110 000	
				d_VP	logic_top.mod_or1200_m0_to	p.or mod_VP_logic_top.mod_or120	00_m0_top.or 3'h0	DUT.mod_VP_logic_top.mod_or1200_0	m0 101 000	
			-	J_VP	logic_top.mod_or1200_m0_to	p.or mod_VP_logic_top.mod_or120	00_m0_top.or 3'h0	((!" DUT.mod_VP_logic_top.mod_or120	101 111	
			S	chematic	logic_top.mod_or1200_m0_to	p.or mod_VP_logic_top.mod_or120	00_m0_top.or 3'h0	((((!`DUT.mod_VP_logic_to	dian black date	
			PISO[1]	1_VP	logic_top.mod_or1200_m0_to	p.or mod_VP_logic_top.mod_or120	00_m0_top.or 3'h0	(((((!`DUT.mod_VP_logic_to	aing-block deta	alled view
				view for	_logic_top.mod_or1200_m0_to	p.or mod_VP_logic_top.mod_or120	00_m0_top.or 3'h0	((((((!`DUT.mod_VP_logic_tep:med_org		
				coloctod <sup>1_VP</sup>	logic_top.mod_or1200_m0_to	p.or mod_VP_logic_top.mod_or120	00_m0_top.or 3'h0	`DUT.mod_VP_logic_top.mod_or1200_u	m0 000 000	
	\$ \$120_			Selected 1_VP	_logic_top.mod_or1200_m0_to	p.or mod_VP_logic_top.mod_or120	00_m0_top.or 3'h0	((!'DUT.mod_VP_logic_top.mod_or120)	0_m 000 101	
				Building_	_logic_top.mod_or1200_m0_to	p.or mod_VP_logic_top.mod_or120	00_m0_top.or 3'h0	(((!' DUT.mod_VP_logic_top.mod_or120	00 000 001	
			PISOLO		_iogic_top.mod_or1200_m0_to	p.or mod_VP_logic_top.mod_or120	10_m0_top.or 3'h0	DUI.mod_VP_logic_top.mod_or1200_	mu 001 000	
	5 010		-p o 4	block	logic_top.mod_or1200_m0_to	p.or. mod_vP_logic_top.mod_or120	00_m0_top.or 3'h0	((I) DUT mod VP_logic_top.mod_or120	u_m 001 010	
	1 10 0			J_VP	logic_top.mod_or1200_m0_to	ip.or. mod_VP_logic_top.mod_or120	0 m0 top.or. 3h0	DITmod VP logic top mod or1200	m0	
				1_VP	logic_top.mod_or1200_m0_to	ip or mod VP logic top mod or120	00 m0 top or 3'b0	(I) DIT mod VP logic top mod or1200	0 m 111 000	_
				1 VP	logic top mod or1200 m0 to	in or mod VP logic top mod or120	00 m0 top or 3'h0	DUTmod VP logic top mod or1200	m0 010 000	
	S \$121_		PISO[2]	1 VP	logic top.mod or1200 m0 to	p.or., mod VP logic top.mod or120	00 m0 top.or 3'h0	(((!`DUT.mod VP logic top.mod or120	0 010 000	
	3 10									





#### Full and Instant Automation



- Tool can automatically generate ready-to-use assertion files <u>Without Any User Hints</u>
- The generated assertions are applicable to every design with uniform quality



- Extremely Fast Generation
- Vast enhancement in productivity





#### Multi-Purpose Use for RTL Verification



Runtime with 2100 assertions



- Thousands of assertions cause a performance overhead in simulation
- In HW Emulation, <u>Assertion Synthesis</u> can accelerate runtime dramatically



#### Verification Flow with AIPC



Sign-off

SYSTEMS INITIATIVE

- IP-level to system-level validation becomes more efficient with AIPC method
- AIPC provides seeds that introduce <u>the initial</u> <u>review points</u> in a black-box RTL
- Analyzing <u>absent coverage and inconsistency</u> helps understand module-level behavior
- Leads to creation of manual assertions, stimuli, and constraints from <u>a bottom-up view</u> in addition to the existing top-down approach
- AIPC enabled methods are notably beneficial for 3<sup>rd</sup>-party engineers or for engineers dealing with 3<sup>rd</sup>-party IP or Legacy RTL



#### Summary: Static Signoff Best Practices




## Static Sign-Off Key to Shifting Left





## Static Sign-Off Best Practices

1 Start Early	<ul> <li>Bugs found early are less costly to fix</li> </ul>
<sup>2</sup> Include in	• Detecting new issues
Continuous Regression	immediately, before check-ins
3 Keep it	
Hierarchical	Distribution of engineering effort
A Encuro	• Avaida missad arrars with Multi
Elisure	• Avoids missed errors with Multi-
it's complete	
5 Deploy Beyond	<ul> <li>Complete Static signoff includes</li> </ul>
CDC, STA, Lint	RDC, X-Verification & DFT







## Questions?



Source: istockphoto



