

UNITED STATES

SAN JOSE, CA, USA MARCH 4-7, 2024

RISC-V Core Verification: A New Normal in Verification Techniques

Adnan Hamid, Breker Verification Systems John Sotiropoulos, Breker Verification Systems





Agenda

- Test Suite Synthesis and SystemVIP
- RISC-V Core Verification SystemVIP
- RISC-V SoC Verification SystemVIP





Agenda


- Test Suite Synthesis and SystemVIP
- RISC-V Core Verification SystemVIP
- RISC-V SoC Verification SystemVIP






The High Cost of Developing Test Content

Largest Functional Verification Challenge



Project Resource Deployment







A Look At RISC-V


- Open Instruction Set Architecture (ISA) creating a discontinuity in the market
- Appears to be gaining significant traction in multiple applications
- Significant verification challenges
 - Arm spends \$150M per year on 10¹⁵ verification cycles per core
 - Hard for RISC-V development group to achieve this same quality
 - Lots of applications expands verification requirements
 - Requires automation, reuse and other new thinking

RISC-V®





Test Suite Synthesis... Analogous to Logic Synthesis









Breker Background: Test Suite Synthesis for RISC-V Cores & SoCs

- Breker is a key, longstanding part of the verification ecosystem for processors and SoCs based on x86 and Arm architectures
- Breker has become part of the verification ecosystem for processors and SoCs based on RISC-V architectures
 - Working with multiple RISC-V developers and users/integrators
- RISC-V has room to grow if we solve the verification barrier
 - We are experienced in x86 and Arm verification, allowing us to share this experience with RISC-V teams through automated tests



The Breker SystemVIP Library


- Core Integrity FastApps
- RISC-V System Integrity TrekApp
- ARM System Integrity TrekApp
- Cache Coherency TrekApp 2.0
- Firmware-First TrekApp
- Power Management TrekApp
- Security TrekApp
- Networking TrekApp







Breker SystemVIP Library




SoC SystemVIP Library

- The *RISC-V Core TrekApp* provides fast, pre-packaged tests for RISC-V Core and SoC integrity issues
- The *Coherency TrekApp* verifies cache and system-level coherency in a multiprocessor SoC
- The *End-to-end IP TrekApp* IP test sets ported from UVM to SoC
- The *Power Management TrekApp* automates power domain switching verification
- The *Security TrekApp* automates testing of hardware access rules for HRoT fabrics
- The *Networking & Interface TrekApp* automates packet generation, CXL, UCIe interface tests





Constrained Random vs Al Planning Algorithm Synthesis




Design black box, shotgun tests to search for key state Low probability of finding complex bug Starts with key state and intelligently works backward through space Deep sequential, optimized test discovers complex corner-cases





RISC-V Verification Challenges


- Processors are hard to verify
 - Consider Arm and Intel verification investments
- Automation is the answer
 - Number of diversified test generators, etc.
- RISC-V special requirements
 - Custom instruction verification
 - Compliance assurance
 - Broad range of architectures
- Different processors have different needs
 - Embedded cores
 - Processor clusters
 - Application processors








Different Challenges for Core vs SoC Verification



RISC-V Core Verification Challenges

Random Instructions	Do instructions yield correct results	
Register/Register Hazards	Pipeline perturbations dues to register conflicts	
Load/Store Integrity	Memory conflict patterns	
Conditionals and Branches	Pipeline perturbations from synchronous PC change	
Exceptions	Jumping to and returning from ISR	
Asynchronous Interrupts	Pipeline perturbations from asynchronous PC change	
Privilege Level Switching	Context switching	
Core Security	Register and Memory protection by privilege level	
Core Paging/MMU	Memory virtualization and TLB operation	
Sleep/Wakeup	State retention across WFI	
Voltage/Freq Scaling	Operation at different clock ratios	
Core Coherency	Caches, evictions and snoops	




RISC-V SoC Verification Challenges

System Coherency	Cover all cache transitions, evictions, snoops	
System Paging/IOMMU	System memory virtualization	
System Security	Register and Memory protection across system	
Power Management	System wide sleep/wakeup and voltage/freq scaling	
Packet Generation	Generating networking packets for I/O testing	
Interface Testing	Analyzing coherent interfaces including CXL & UCIe	
Random Memory Tests	Test Cores/Fabrics/Memory controllers across DDR, OCRAM, FLASH etc	
Random Register Tests	Read/write test to all uncore registers	
System Interrupts	Randomized interrupts through CLINT	
Multi-core Execution	Concurrent operations on fabric and memory	
Memory Ordering	For weakly order memory protocols	
Atomic Operation	Across all memory types	






RISC-V Verification & Validation Tasks







Single Source of Truth for all stages of Verification & Validation







Agenda

- Test Suite Synthesis and SystemVIP
- RISC-V Core Verification SystemVIP
- RISC-V SoC Verification SystemVIP





Core-Integrity Challenges

Random Instructions	Do instructions yield correct results		
Register/Register Hazards	Pipeline perturbations dues to register conflicts		
Load/Store Integrity	Memory conflict patterns		
Conditionals and Branches	Pipeline perturbations from synchronous PC change		
Exceptions	Jumping to and returning from ISR		
Asynchronous Interrupts	Pipeline perturbations from asynchronous PC change		
Privilege Level Switching	Context switching		
Core Security	Register and Memory protection by privilege level		
Core Paging/MMU	Memory virtualization and TLB operation		
Sleep/Wakeup	State retention across WFI		
Voltage/Freq Scaling	Operation at different clock ratios		
Core Coherency	Caches, evictions and snoops		


Breker RISC-V Core-Integrity FASTApps








Crossing RISC-V Core Verification Components








RISC-V Core Testbench Integration








RV64 Core Instruction Generation








Instruction Coverage Analysis







RV64 Core Load/Store







Example Address Allocation Patterns

// memAllocAddrSlice allocated setId:0x1 of 0x4 blocks

// memAllocAddrRand size:0x8 addr: trek_mem_ddr+0x08b810c8

// memAllocAddrRand size:0x8 addr: trek mem ddr+0x2380e378

// memAllocAddrRand size:0x8 addr: trek_mem_ddr+0x2380e380

// memAllocAddrRand size:0x8 addr: trek_mem_ddr+0x2380e370

// memAllocAddrSlice allocated setId:0x1 of 0x4 blocks

// memAllocAddrStride stride_len:0x2000 size:0x8 addr: trek_mem_ddr+0x08b830c8
// memAllocAddrStride stride_len:0x2000 size:0x8 addr: trek_mem_ddr+0x08b850c8
// memAllocAddrStride stride_len:0x2000 size:0x8 addr: trek_mem_ddr+0x08b870c8
// memAllocAddrStride stride_len:0x2000 size:0x8 addr: trek_mem_ddr+0x08b890c8

// memAllocAddrSlice allocated setId:0x1 of 0x4 blocks

// memAllocAddrHash hash:0x44 size:0x100 addr: trek_mem_ddr+0x08bc1100

// memAllocAddrHash hash:0x44 size:0x100 addr: trek_mem_ddr+0x08c01100


// memAllocAddrHash hash:0x44 size:0x100 addr: trek_mem_ddr+0x08c41100

// memAllocAddrHash hash:0x44 size:0x100 addr: trek_mem_ddr+0x08c81100





Application to Unit Bench and Sub-System Bench








RV64 Core Exception Testing

TrekDebug 2.0.2beta: coherency-riscv64-core3@centos6			- 🗆 X	
<u>File T</u> ests <u>V</u> iew <u>P</u> references <u>S</u> elect <u>W</u> indow				
🖺 • 🛢 🖺 😒 🧔 🔍 🔍 🔍 🔍 😫 🛤 🔍 🔺 🗛	Find: in coherency-riscv64-core3.c 🔹		Match Case	
	Memory Map	Memory Values	0 🗙	
	ddr 0	0x007fffff sendInterrupt.l trek_mem_ddr+0x2 0x00000000: 2f1108ee	2dcc6b00 (0x4 bytes)	
hart0		0x2ffffff		
ТО	•			
installInterruptHandlers.1	Test Source IO Task sendInterrupt.1		ØX	
sendInterrupt.1 sendInterrupt.2	/* tbx: trek_message("Begin sendInte // Remember current interrupt count for	errupt.1"); */ use in the check	nerates for exa n("UNIMP");	imple,
sendInterrupt.3 sendInterrupt.4 checkInterruptCount.1	<pre>trek_write32(trek_read32(&trek_interrupt // Trigger interrupt #0 trek_send_interrupt(0); trek_c2t_event(0, 0x6); // [ev /* tbx: trek_message("waiting for 't trek_write32_shared(0x3, trek_hart0_T0_s</pre>	vent:0x6 agent:hart0 thread: trek_interrupt_count[0]	Chock oxcon	tion counts
	<pre>} case (0x3): { if (!(trek_interrupt_count[0] > trek_rea trek_c2t_event(0, 0x7); // [ev /* tbx: trek_message(" got 'trek_ trek_write32(0xee08112f, trek_mem_ddr+0x trek_c2t_event(0, 0x8); // [ev /* tbx: trek_message("End sendInterr trek_write32_shared(0x4, trek_hart0_T0_s break; }</pre>	<pre>vent:0x7 agent:hart0 thread: _interrupt_count[0] > trek_r <2dcc6b00); vent:0x8 agent:hart0 thread: rupt.1"); */</pre>	:T0 instance:s read32(trek_me	
의 Memory locations of sendInterrupt.1			Fest Idle	






Page Based Virtual Memory Tests








RV64 Core Page Based MMU Tests







Core-Integrity: Single Core, 4 Threads




ave the graph in energified format





Modular, Configurable and Extendable Building Blocks








Testing a Custom Instruction

- RISC-V ISA custom instructions pose a particularly difficult verification challenge
- Custom instructions need to be tested with the processor tests, not as an afterthought
- Breker solution allows custom instruction tests to be easily added into test graph
- Breker synthesis combines these tests with the app to ensure full custom processor testing







Agenda

- Test Suite Synthesis and SystemVIP
- RISC-V Core Verification SystemVIP
- RISC-V SoC Verification SystemVIP





SoC-Integrity Challenges

Random Memory Tests	Test Cores/Fabrics/Memory controllers across DDR, OCRAM, FLASH etc	
Random Register Tests	Read/write test to all uncore registers	
System Interrupts	Randomized interrupts through CLINT	
Multi-core execution	Concurrent operations on fabric and memory	
Memory ordering	For weakly order memory protocols	
Atomic operation	Across all memory types	
System Coherency	Cover all cache transitions, evictions, snoops	
System Paging/IOMMU	System memory virtualization	
System Security	Register and Memory protection across system	
Power Management	System wide sleep/wakeup and voltage/freq scaling	

Breker RISC-V SoC-Integrity SystemVIP




- End-to-End use cases
- Early Firmware Testing
- Performance-Power Profiling






RISC-V SoC Integrity TrekApp







RISC-V SoC Testbench Integration








Multi-Agent Scheduling Plans: Overview


- True Sharing within scenario
- False Sharing across scenarios








RV64 MultiCore MoesiStates







Atomics Testing








RISC-V SoC Memory Ordering: Dekker Algorithm

- Assume initial state A=0 , B=0
- The Dekker Algorithm States
 core 0: ST A, 1; MEM_BARRIER; LD B
 core 1: ST B, 1; MEM_BARRIER; LD A
 error iff (A == 0 && B == 0)
- This is a test for a weakly ordered memory system
 - Such a system must preserve the property that a LD may not reorder ahead of a previous ST from the same agent






Dekker Memory Ordering








MultiCore MMU Tests








False-Share Memory Stress Tests








High Coverage and Bug Hunting




SystemVIP Test Suite Synthesis Coverage Comparison

Typical directed coherency coverage



... vs. Breker automated coherency tests









Bug Example: RISC-V spec mis-interpretation

- Design: Customer SoC using a third-party RISC-V processor
- Breker SystemVIP: RISC-V SoC & Coherency TrekApp
- Bug: Weakly ordered memory read-write mismatch on complex load-store
- Test: Combined RISC-V Load Store and Dekker Algorithm
- Reason: Misunderstanding in RISC-V Fence instruction execution
- Resolution: Bug agreed by processor vendor, processor core reissued










Concurrent Test Execution








Core-Integrity Example: Multi-Hart (x4), 3 Threads Each

Breker Concurrent Scheduling Stress Tests the Processor/SoC

Advanced, Abstract Debug



Quickly observe concurrent multi-test progress and DUT reaction




Post-run analysis of design performance/power bottlenecks

Post-execution test length based on # clocks, # instructions, etc.







Scalability – Going from One to Many Cores Re-running your test(s) in multi-core designs











Thanks for Listening! Any Questions?

www.brekersystems.com



