

2024
DESIGN AND VERIFICATION™
DVCON
CONFERENCE AND EXHIBITION
UNITED STATES

SAN JOSE, CA, USA
MARCH 4-7, 2024

RISC-V Core Verification: A New Normal in Verification Techniques

Adnan Hamid, Breker Verification Systems
John Sotiropoulos, Breker Verification Systems



Agenda


- Test Suite Synthesis and SystemVIP
- RISC-V Core Verification SystemVIP
- RISC-V SoC Verification SystemVIP

Agenda

- Test Suite Synthesis and SystemVIP
- RISC-V Core Verification SystemVIP
- RISC-V SoC Verification SystemVIP


The High Cost of Developing Test Content

Largest Functional Verification Challenge



Source: Wilson Research 2020

Project Resource Deployment




A Look At RISC-V

- Open Instruction Set Architecture (ISA) creating a discontinuity in the market
- Appears to be gaining significant traction in multiple applications
- Significant verification challenges
 - Arm spends \$150M per year on 10^{15} verification cycles per core
 - Hard for RISC-V development group to achieve this same quality
 - Lots of applications expands verification requirements
 - Requires automation, reuse and other new thinking



Test Suite Synthesis... Analogous to Logic Synthesis




Describe intent

Specify goals

Generate implementation

Map to platform



Breker
Core Technology

AI Planning Algorithms


3D Coverage Closure

Synthesizable VerificationOS

AI Planning Algorithms


Breker Background: Test Suite Synthesis for RISC-V Cores & SoCs

- Breker is a key, longstanding part of the verification ecosystem for processors and SoCs based on x86 and Arm architectures
- Breker has become part of the verification ecosystem for processors and SoCs based on RISC-V architectures
 - Working with multiple RISC-V developers and users/integrators
- RISC-V has room to grow if we solve the verification barrier
 - We are experienced in x86 and Arm verification, allowing us to share this experience with RISC-V teams through automated tests




The Breker SystemVIP Library

- *Core Integrity FastApps*
- *RISC-V System Integrity TrekApp*
- *ARM System Integrity TrekApp*
- *Cache Coherency TrekApp 2.0*
- *Firmware-First TrekApp*
- *Power Management TrekApp*
- *Security TrekApp*
- *Networking TrekApp*




Breker SystemVIP Library




SoC SystemVIP Library

- The **RISC-V Core TrekApp** provides fast, pre-packaged tests for RISC-V Core and SoC integrity issues
- The **Coherency TrekApp** verifies cache and system-level coherency in a multiprocessor SoC
- The **End-to-end IP TrekApp** IP test sets ported from UVM to SoC
- The **Power Management TrekApp** automates power domain switching verification
- The **Security TrekApp** automates testing of hardware access rules for HRoT fabrics
- The **Networking & Interface TrekApp** automates packet generation, CXL, UCIe interface tests

Constrained Random vs AI Planning Algorithm Synthesis




Design black box, shotgun tests to search for key state
Low probability of finding complex bug




Starts with key state and intelligently works backward through space
Deep sequential, optimized test discovers complex corner-cases

RISC-V Verification Challenges

- Processors are hard to verify
 - Consider Arm and Intel verification investments
- Automation is the answer
 - Number of diversified test generators, etc.
- RISC-V special requirements
 - Custom instruction verification
 - Compliance assurance
 - Broad range of architectures
- Different processors have different needs
 - Embedded cores
 - Processor clusters
 - Application processors



Different Challenges for Core vs SoC Verification




RISC-V Core Verification Challenges

| | |
|----------------------------------|--|
| Random Instructions | Do instructions yield correct results |
| Register/Register Hazards | Pipeline perturbations dues to register conflicts |
| Load/Store Integrity | Memory conflict patterns |
| Conditionals and Branches | Pipeline perturbations from synchronous PC change |
| Exceptions | Jumping to and returning from ISR |
| Asynchronous Interrupts | Pipeline perturbations from asynchronous PC change |
| Privilege Level Switching | Context switching |
| Core Security | Register and Memory protection by privilege level |
| Core Paging/MMU | Memory virtualization and TLB operation |
| Sleep/Wakeup | State retention across WFI |
| Voltage/Freq Scaling | Operation at different clock ratios |
| Core Coherency | Caches, evictions and snoops |

RISC-V SoC Verification Challenges

| | |
|------------------------------|--|
| System Coherency | Cover all cache transitions, evictions, snoops |
| System Paging/IOMMU | System memory virtualization |
| System Security | Register and Memory protection across system |
| Power Management | System wide sleep/wakeup and voltage/freq scaling |
| Packet Generation | Generating networking packets for I/O testing |
| Interface Testing | Analyzing coherent interfaces including CXL & UCIe |
| Random Memory Tests | Test Cores/Fabrics/Memory controllers across DDR, OCRAM, FLASH etc |
| Random Register Tests | Read/write test to all uncore registers |
| System Interrupts | Randomized interrupts through CLINT |
| Multi-core Execution | Concurrent operations on fabric and memory |
| Memory Ordering | For weakly order memory protocols |
| Atomic Operation | Across all memory types |

RISC-V Verification & Validation Tasks



Single Source of Truth for all stages of Verification & Validation

SVIPs for IP Integrity

- Mem2Mem (dma)
- IO Offload (PCIE/Eth)
- WQ Servicing
- ...

SVIPs for Core Integrity

- Register Hazards
- Load/Store
- Core Cache Coherency
- Core Interrupts
- ...



SVIPs for SoC Integrity

- SoC Cache Coherency
- Memory Ordering
- Power Management
- System Interrupts
- ...



SVIPs for FW Integrity

- Mem2Mem (dma)
- IO Offload (PCIE/Eth)
- WQ Servicing
- ...


Test Suite Synthesis





Virtual Platform Environment




UVM Block Environment




Simulation Acceleration



Hybrid Emulation Environment




Silicon / Prototyping Environment



High Level Debug



Coverage Analysis



Performance Profiling

Agenda

- Test Suite Synthesis and SystemVIP
- RISC-V Core Verification SystemVIP
- RISC-V SoC Verification SystemVIP


Core-Integrity Challenges

| | |
|----------------------------------|--|
| Random Instructions | Do instructions yield correct results |
| Register/Register Hazards | Pipeline perturbations dues to register conflicts |
| Load/Store Integrity | Memory conflict patterns |
| Conditionals and Branches | Pipeline perturbations from synchronous PC change |
| Exceptions | Jumping to and returning from ISR |
| Asynchronous Interrupts | Pipeline perturbations from asynchronous PC change |
| Privilege Level Switching | Context switching |
| Core Security | Register and Memory protection by privilege level |
| Core Paging/MMU | Memory virtualization and TLB operation |
| Sleep/Wakeup | State retention across WFI |
| Voltage/Freq Scaling | Operation at different clock ratios |
| Core Coherency | Caches, evictions and snoops |


Breker
RISC-V Core-Integrity
FASTApps



Crossing RISC-V Core Verification Components



RISC-V Core Testbench Integration



RV64 Core Instruction Generation


hart0
TO
asmInstrs.1

```
asmInstrs.1 trek_mem_ddr+0xdd09640 (0x8 bytes)
0x00000000: f86bf270 ab34b748

IO Task asmInstrs.1
"sd x31, 232(sp) \n\t"
"li t0, %[addr] \n\t"
"sd sp, 0(t0) \n\t"
:: [addr] "i" (trek_mem_ddr+0xdd09640)
: "t0");
asm volatile("sliu x29, x18, 29 ");
asm volatile("divu x16, x31, x16 ");
asm volatile("fmv.s f31, f16 ");
asm volatile("sllw x5, x26, x21 ");
asm volatile("fsgnjx.d f18, f8 , f12");
asm volatile("fadd.d f8, f0 , f2");
asm volatile("fcvt.w.s x27, f12 ");
asm volatile("fclass.d x29, f28 ");
asm volatile("feq.s x0, f5 , f10");
asm volatile("feq.s x28, f31 , f20");
asm volatile("slti x19, x0, 23 ");
asm volatile("flt.s x13, f13 , f14");
asm volatile("fclass.d x26, f25 ");
asm volatile("fsgnjn.d f19, f17 , f5");
asm volatile("fclass.s x29, f19 ");
asm volatile("or x13, x0, x15 ");
asm volatile("fcvt.w.d x21, f0 , xmm");
```

Random register instructions

Instruction Coverage Analysis



27/103 reachable opcode have been exercised



Atomics, loads and stores not reachable in register only test

RV64 Core Load/Store

The screenshot displays the TrekDebug 2.0.2beta interface. On the left, a diagram shows a core labeled 'hart0' with a thread 'T0' and 11 multiOp instances (multiOp.1 to multiOp.11). A dashed box highlights multiOp.7. The 'Memory Map' window shows a memory range from 0x007ffff to 0x2ffffff. The 'Memory Values' window shows the state of multiOp.7 at two memory addresses: 0x2380e35c (Before: 87112417, After: f32cb417) and 0x2380e3a0 (Before: 4ffe5df6 e82c, After: e82c). The 'Test Source' window shows the source code for multiOp.7, which includes several write operations to memory addresses: 0xb6, 0xb639, 0xd6f8, 0xb4, 0xc9, 0x5e, 0xff, 0xc4, 0x2cf3, 0x5af8, 0x01, 0xec92, 0xee92, 0x9b4b, 0x12, and 0xe6e2. A blue callout box with the text 'Locality of write addr' points to the sequence of memory addresses in the code.

```
// multiOp.7
trek_c2t_event(0, 0x5e); // [event:0x5e agent:hart0 thread:T0 instance:
/* tbx: trek_message("Begin multiOp.7"); */
trek_write8(0xb6, trek_mem_ddr+0x2380e3a0);
trek_writel6(0xb639, trek_mem_ddr+0x2dcc6b26);
trek_writel6(0xd6f8, trek_mem_ddr+0x2dcc6ab2);
trek_write8(0xb4, trek_mem_ddr+0x2380e35e);
trek_write8(0xc9, trek_mem_ddr+0x2dcc6ab0);
trek_write8(0x5e, trek_mem_ddr+0x2dcc6b38);
trek_write8(0xff, trek_mem_ddr+0x2dcc6b2e);
trek_write8(0xc4, trek_mem_ddr+0x2380e3a2);
trek_writel6(0x2cf3, trek_mem_ddr+0x2380e35c);
trek_writel6(0x5af8, trek_mem_ddr+0x2dcc6b2c);
trek_write8(0x01, trek_mem_ddr+0x2dcc6b3a);
trek_writel6(0xec92, trek_mem_ddr+0x2dcc6b3c);
trek_writel6(0xee92, trek_mem_ddr+0x2380e3a4);
trek_writel6(0x9b4b, trek_mem_ddr+0x2dcc6b3e);
trek_write8(0x12, trek_mem_ddr+0x2dcc6b40);
trek_writel6(0xe6e2, trek_mem_ddr+0x2dcc6aae);
trek_c2t_event(0, 0x5f); // [event:0x5f agent:hart0 thread:T0 instance:
/* tbx: trek_message("End multiOp.7"); */
```




Example Address Allocation Patterns

```
// memAllocAddrSlice allocated setId:0x1 of 0x4 blocks  
// memAllocAddrRand size:0x8 addr: trek_mem_ddr+0x08b810c8  
// memAllocAddrRand size:0x8 addr: trek_mem_ddr+0x2380e378  
// memAllocAddrRand size:0x8 addr: trek_mem_ddr+0x2380e380  
// memAllocAddrRand size:0x8 addr: trek_mem_ddr+0x2380e370
```

```
// memAllocAddrSlice allocated setId:0x1 of 0x4 blocks  
// memAllocAddrStride stride_len:0x2000 size:0x8 addr: trek_mem_ddr+0x08b830c8  
// memAllocAddrStride stride_len:0x2000 size:0x8 addr: trek_mem_ddr+0x08b850c8  
// memAllocAddrStride stride_len:0x2000 size:0x8 addr: trek_mem_ddr+0x08b870c8  
// memAllocAddrStride stride_len:0x2000 size:0x8 addr: trek_mem_ddr+0x08b890c8
```

```
// memAllocAddrSlice allocated setId:0x1 of 0x4 blocks  
// memAllocAddrHash hash:0x44 size:0x100 addr: trek_mem_ddr+0x08bc1100  
// memAllocAddrHash hash:0x44 size:0x100 addr: trek_mem_ddr+0x08c01100  
// memAllocAddrHash hash:0x44 size:0x100 addr: trek_mem_ddr+0x08c41100  
// memAllocAddrHash hash:0x44 size:0x100 addr: trek_mem_ddr+0x08c81100
```

Application to Unit Bench and Sub-System Bench




RV64 Core Exception Testing

The screenshot displays the TrekDebug 2.0.2beta interface. On the left, a diagram shows a sequence of test steps for 'hart0 TO': installInterruptHandlers.1, sendInterrupt.1, sendInterrupt.2, sendInterrupt.3, sendInterrupt.4, and checkInterruptCount.1. The 'Memory Map' window shows the 'ddr' memory region from 0x007fffff to 0x2fffff. The 'Memory Values' window shows the value of 'sendInterrupt.1 trek_mem_ddr+0x2dcc6b00 (0x4 bytes)' as 0x00000000: 2f1108ee. The 'Test Source' window shows the C code for 'sendInterrupt.1', which includes comments and code for triggering an interrupt and checking the count. Two callout boxes highlight specific code: 'Generates for example, asm("UNIMP");' pointing to the interrupt trigger code, and 'Check exception counts' pointing to the count check code.

```
// sendInterrupt.1
trek_c2t_event(0, 0x5);           // [event:0x5 agent:hart0 thread:T0 instance:s
/* tbx: trek_message("Begin sendInterrupt.1"); */
// Remember current interrupt count for use in the check
trek_write32(trek_read32(&trek_interrupt_count[0]), trek_mem_ddr+0x2dcc6b00);
// Trigger interrupt #0
trek_send_interrupt(0);
trek_c2t_event(0, 0x6);           // [event:0x6 agent:hart0 thread:T0 instance:s
/* tbx: trek_message("waiting for 'trek_interrupt_count[0] > trek_read32(trek_me
trek_write32_shared(0x3, trek_hart0_T0_state);
}
case (0x3): {
if (!(trek_interrupt_count[0] > trek_read32(trek_mem_ddr+0x2dcc6b00))) { break;
trek_c2t_event(0, 0x7);           // [event:0x7 agent:hart0 thread:T0 instance:s
/* tbx: trek_message("... got 'trek_interrupt_count[0] > trek_read32(trek_me
trek_write32(0xee08112f, trek_mem_ddr+0x2dcc6b00);
trek_c2t_event(0, 0x8);           // [event:0x8 agent:hart0 thread:T0 instance:s
/* tbx: trek_message("End sendInterrupt.1"); */
trek_write32_shared(0x4, trek_hart0_T0_state);
break;
}
```

Page Based Virtual Memory Tests



RV64 Core Page Based MMU Tests

The screenshot displays the TrekDebug 2.0.2beta interface for a coherency-riscv64-core4@centos6 environment. The task list on the left shows various operations, with 'swapOne.2' highlighted. The main window shows the test source code for 'swapOne.2', which performs a swap of MMU PTEs and checks memory access. A callout box points to the code where the PTEs are swapped and memory access is checked.

```
// swapOne.2
trek_c2t_event(0, 0x38);           // [event:0x38 agent:hart0 thread:T0 instance:s
/* tbx: trek_message("Begin swapOne.2"); */
/* Swapping Pages: trek_mem_ddr+0x0dd0a000 and trek_mem_ddr+0x0dd09000 */
const trek_uint64_t addrA = trek_mem_ddr+0x0dd0a000ULL;
const trek_uint64_t addrB = trek_mem_ddr+0x0dd09000ULL;
// Find table entries for each address.
trek_uint64_t* const pte1 = trek_find_pte(addrA);
trek_uint64_t* const pte2 = trek_find_pte(addrB);
const trek_uint64_t entry1 = *pte1;
const trek_uint64_t entry2 = *pte2;
// Insert the new table entries with addrA and addrB swapped.
*pte1 = entry2;
*pte2 = entry1;
trek_c2t_event(0, 0x39);           // [event:0x39 agent:hart0 thread:T0 instance:s
/* tbx: trek_message("End swapOne.2"); */
trek_write32_shared(0x17, trek_hart0_T0_state);
break;
}
```

Swap MMU PTE's and Check memory access

Core-Integrity: Single Core, 4 Threads


The screenshot displays a debugger window for a single core named **cpu_0**. It shows four threads: **T0**, **T1**, **T2**, and **T3**. Each thread has a vertical stack of tasks. **doCheck.9** in thread **T0** is highlighted. The **Memory Values** pane shows data for **doCheck.9** at memory address **0x1989ae8**. The **Test Source** pane shows the code for **doCheck.9**, which includes a write to a shared state and a wait for **doCheck.8**.

| Thread | Task | Dependencies |
|--------|------------|---|
| T0 | doCheck.7 | |
| T0 | doCheck.2 | |
| T0 | doCheck.9 | doCheck.2, doCopy.7, doCopy.2, doCheck.11 |
| T0 | doCheck.4 | |
| T0 | doCheck.5 | |
| T0 | doCopy.7 | |
| T0 | doCopy.2 | |
| T0 | doCheck.11 | |
| T1 | doCopy.20 | |
| T1 | doCopy.25 | |
| T1 | doCheck.63 | |
| T1 | doCopy.10 | |
| T1 | doCopy.21 | |
| T1 | doCheck.3 | |
| T1 | doCopy.5 | |
| T1 | doCopy.6 | |
| T1 | doCopy.31 | |
| T1 | doCheck.45 | |
| T1 | doCopy.3 | |
| T2 | doCheck.1 | |
| T2 | doCheck.8 | |
| T2 | doCheck.12 | |
| T2 | doCopy.11 | |
| T2 | doCheck.13 | |
| T2 | doCopy.1 | |
| T2 | doCopy.12 | |
| T2 | doCheck.16 | |
| T3 | doCopy.10 | |
| T3 | doCopy.21 | |
| T3 | doCheck.3 | |
| T3 | doCopy.5 | |
| T3 | doCopy.6 | |
| T3 | doCopy.31 | |
| T3 | doCheck.45 | |
| T3 | doCopy.3 | |

```
doCheck.9 trek_mem_ddr+0x1989ae8 (0x7cd bytes)
0x00000000: ff72069f bbd852ac 373555b7 67a4e18a
0x00000010: 6fc8b8cf 43b33477 a78a0fe6 2fbe5b5c

Test Source
IO Task doCheck.9
// doCheck.9
  trek_write32_shared(0x7, trek_cpu_0_T0_state);
}
case (0x7): { // wait for doCheck.8
  if (trek_read32_shared(trek_cpu_0_T2_state) < 0x6) break;
  trek_c2t_event(0, 0x9); // [event:0x9_agent:cpu_0_thread:T0_instance:doCheck.9
```

Modular, Configurable and Extendable Building Blocks



Example Customizations

Specific Component Characteristic

Special Coherency Test Algorithm

Extra Processor Instruction


Max Memsize

Specialized Algorithm

Addl Instructions

Testing a Custom Instruction

- RISC-V ISA custom instructions pose a particularly difficult verification challenge
- Custom instructions need to be tested with the processor tests, not as an afterthought
- Breker solution allows custom instruction tests to be easily added into test graph
- Breker synthesis combines these tests with the app to ensure full custom processor testing




Agenda

- Test Suite Synthesis and SystemVIP
- RISC-V Core Verification SystemVIP
- RISC-V SoC Verification SystemVIP

SoC-Integrity Challenges

| | |
|------------------------------|--|
| Random Memory Tests | Test Cores/Fabrics/Memory controllers across DDR, OCRAM, FLASH etc |
| Random Register Tests | Read/write test to all uncore registers |
| System Interrupts | Randomized interrupts through CLINT |
| Multi-core execution | Concurrent operations on fabric and memory |
| Memory ordering | For weakly order memory protocols |
| Atomic operation | Across all memory types |
| System Coherency | Cover all cache transitions, evictions, snoops |
| System Paging/IOMMU | System memory virtualization |
| System Security | Register and Memory protection across system |
| Power Management | System wide sleep/wakeup and voltage/freq scaling |


Breker
RISC-V SoC-Integrity
SystemVIP




- End-to-End use cases
- Early Firmware Testing
- Performance-Power Profiling



RISC-V SoC Integrity TrekApp



RISC-V SoC Testbench Integration



Atomics Testing

Check result is aggregate of synchronized atomic operations

The screenshot displays the TrekDebug 2.0.2beta interface for testing atomics on a riscv64 system. The main window shows a grid of operations for four harts (hart0, hart1, hart2, hart3), each with TO (Test Order) and T1 (Test 1) columns. Operations include multiOp.p.n and atomicCheck.n. A blue box highlights the result of multiOp.19, which is 'a3c75b72'. A callout box points to this result, stating 'Check result is aggregate of synchronized atomic operations'. The right panel shows the 'Test Source' for multiOp.19, which is a C code snippet. The code includes synchronization logic using shared memory reads to wait for other harts to complete their operations before writing to a shared state variable. The code is as follows:

```
// multiOp.19
trek_write32_shared(0x7, trek_hart1_T1_state);
}
case (0x7): { // wait for sync tasks
if ((trek_read32_shared(trek_hart2_T0_state) < 0x10) ||
(trek_read32_shared(trek_hart3_T0_state) < 0x8) ||
(trek_read32_shared(trek_hart3_T1_state) < 0xf)) {
break;
}
}
trek_c2t_event(3, 0x4c); // [event:0x4c agent:hart1
/* tbx: trek_message("Begin multiOp.19"); */
{
trek_uint32_t *ptr = (trek_uint32_t*)(trek_mem_ddd+0xff9:
(void)__atomic_fetch_xor(ptr, 0xf428ac1b, __ATOMIC_SEQ_CST
}
trek_c2t_event(3, 0x4d); // [event:0x4d agent:hart1
/* tbx: trek_message("End multiOp.19"); */
trek_write32_shared(0x8, trek_hart1_T1_state);
break;
}
}
```

RISC-V SoC Memory Ordering: Dekker Algorithm

- Assume initial state $A=0$, $B=0$
- The Dekker Algorithm States
 - core 0: ST A, 1; MEM_BARRIER; LD B
 - core 1: ST B, 1; MEM_BARRIER; LD A
 - error iff ($A == 0 \ \&\& \ B == 0$)
- This is a test for a weakly ordered memory system
 - Such a system must preserve the property that a LD may not reorder ahead of a previous ST from the same agent

Dekker Memory Ordering

TrekDebug 2.0.2beta: coherency-riscv64-dekker@centos6

File Tests View Preferences Select Window

Find: in coher

Match Case

values

check.19 trek_mem_ddr+0x4161320 (0x000: 54e260da b2b0925d)

check.19 trek_mem_ddr+0x2380e32f (0x000: 2b)

check.19 trek_mem_ddr+0x2380e3d0 (0x000: 368bf00 368bf00 cfb62bbd 63dc)

check.19 trek_mem_ddr+0x2dccb24 (0x000: 000000000: cf)

IO Task dekkerCheck.19

```
// dekkerCheck.19
trek_write32_shared(0x15, trek_hart1_T1_state);
}
case (0x15): { // wait for dekkerOp.46
if (trek_read32_shared(trek_hart0_T1_state) < 0x10) break;
trek_write32_shared(0x16, trek_hart1_T1_state);
}
case (0x16): { // wait for dekkerOp.48
if (trek_read32_shared(trek_hart3_T0_state) < 0x13) break;
trek_c2t_event(3, 0x9d); // [event:0x9d agent:hart1]
/* tbx: trek_message("Begin dekkerCheck.19"); */
if (!(!(trek_read64(trek_mem_ddr+0x2380e3d8) == 0x8376dc63)
trek_c2t_arg(3, 0x0);
trek_c2t_event(3, 0x9e); // [event:0x9e agent:hart1]
/* tbx: trek_verbatim_check ("!(trek_read64(trek_mem_ddr+0x2380e3d8) == 0x8376dc63)"); */
}
trek_write32(0x006f8b36, trek_mem_ddr+0x2380e3d0);
trek_write32(0x006f8b36, trek_mem_ddr+0x2380e3d4);
trek_write64(0x5d92b0b2da60e254ULL, trek_mem_ddr+0x04161320);
trek_write64(0x8376dc63bd2bb6cFULL, trek_mem_ddr+0x2380e3d8);
trek_write8(0x2b, trek_mem_ddr+0x2380e32f);
}
```

Memory locations of dekkerCheck.19

Test Idle

Check ordering across synchronized Dekker scenarios

MultiCore MMU Tests

All cores Swap MMU PTE's and check memory access


```
swapOne.14 trek_mem_ddr+0xdd0b000 (0x1000)
Before
0x00000000: f8a524ea d527ce4b 388a0919 bc95
0x00000010: 78faf24c 040baddb b82aa773 ecf8
...
0x00000fe0: f86452e3 ac2deb72 38550716 7783
0x00000ff0: 7885e945 df70ce84 b8f5d268 a7e6
After
```

```
red(trek_hart2_T1_state) < 0x3f) ||
red(trek_hart3_T1_state) < 0x42)) {
...
139); // [event:0x139 agent:hart
page("Begin swapOne.14"); /*
/* Swapping Pages: trek_mem_ddr+0x0dd0b000 and trek_mem_ddr-
const trek_uint64_t addrA = trek_mem_ddr+0x0dd0b000ULL;
const trek_uint64_t addrB = trek_mem_ddr+0x0dd16000ULL;
// Find table entries for each address.
trek_uint64_t* const pte1 = trek_find_pte(addrA);
trek_uint64_t* const pte2 = trek_find_pte(addrB);
const trek_uint64_t entry1 = *pte1;
const trek_uint64_t entry2 = *pte2;
// Insert the new table entries with addrA and addrB swapped
*pte1 = entry2;
*pte2 = entry1;
trek_c2t_event(2, 0x13a); // [event:0x13a agent:hart
/* tbx: trek_message("End swapOne.14"); */
trek_write32_shared(0x4f, trek_hart1_T0_state);
break;
}
```

Memory locations of swapOne.14

Test Idle

False-Share Memory Stress Tests



```

int trek_microloop_write_check8( void * addr[], int count, trek_uint8_t pattern){
    int errorCount = 0;
    int ii;
    for ( ii = 0; ii < count; ++ii){
        trek_write8(pattern, addr[ii]);
    }
    for ( ii = 0; ii < count; ++ii){
        if (trek_read8(addr[ii]) != pattern) {
            ++errorCount;
            trek_runtime_error("trek_microloop_write_check8", addr[ii], pattern, trek_read8(addr[ii]));
        }
    }
    return errorCount;
}
    
```

```

for ( int ii = 0; ii < 1000; ++ii ){
    errorCount += trek_microloop_write_check8(addr, 4, 184);
}
    
```

Each core has free running loop


High Coverage and Bug Hunting


Recent examples of bugs discovered in real designs

 RISC-V spec misunderstanding between core vendor and user


 Coherent Mesh Network (CMN) programming issues

 Misconfigured ARM CMN pin to enable coherent traffic

 DDR model unable to handle AXI "wrap" transactions.

 Common cache line access reveals deadlock

 Custom instruction bugs discovered by stress tests


 Results mismatch with ultrawide address strides

 Incorrect exception for guest virtual address[63:38] = 0x1ffffff


 Bad mcause value for guest physical address[63:31] != 0x0

SystemVIP Test Suite Synthesis Coverage Comparison

Typical directed coherency coverage



... vs. Breker automated coherency tests




Bug Example: RISC-V spec mis-interpretation




- Design: Customer SoC using a third-party RISC-V processor
- Breker SystemVIP: RISC-V SoC & Coherency TrekApp
- Bug: Weakly ordered memory read-write mismatch on complex load-store
- Test: Combined RISC-V Load Store and Dekker Algorithm
- Reason: Misunderstanding in RISC-V Fence instruction execution
- Resolution: Bug agreed by processor vendor, processor core reissued

The Dekker Algorithm States

```
core 0: ST A, 1; MEM_BARRIER; LD B
core 1: ST B, 1; MEM_BARRIER; LD A
error iff ( A == 0 && B == 0 )
```




Concurrent Test Execution



Core-Integrity Example: Multi-Hart (x4), 3 Threads Each


Breker Concurrent Scheduling Stress Tests the Processor/SoC

Advanced, Abstract Debug



Quickly observe concurrent multi-test progress and DUT reaction


Execution Profiling



Post-run analysis of design performance/power bottlenecks


Scalability – Going from One to Many Cores

Re-running your test(s) in multi-core designs




Scalability —What Are the Additional “Knobs” For Multi-Core?

Granularity: Cache-line




Scalability – What Are the Additional “Knobs” For MultiCore?

Granularity: **Word**





Basic Workload Test,
Single Core



Basic Workload Test,
Multicore

Exercising: **False-Sharing**



Cache-line

Thanks for Listening!
Any Questions?

www.brekersystems.com