


Perspec System Verifier Overview

June 2015

cādence[®]

IP to SoC hardware/software integration and verification flows—Cadence methodology and focus



IP to SoC pre-silicon verification platforms

Virtual Platform and Hybrid Hardware Emulation or	SoC Hardware/Software Integration Verification and Architecture Analysis				
FPGA Prototype				Gate-Level Ve	erification
		S	SoC Hardware/Software Use-Case Verification		
Hardware Acceleration and Emulation Simulation and Formal	SoC IP Integration Verification				
	SoC Interconnect UVM e/SV Metric-Driven Verification and Performance Analysis				
	Subsystem UVM e/SV Metric-Driven Verification				
	IP UVM e/SV Metric-Driven Verification				
Spec					Silicon





Perspec System Verifier Overview





A system-centric look at a modern SoC

Many IPs


- Standard I/O
 - Wifi, USB, PCI Express® (PCIe®), etc.
- System infrastructure
 - Interconnect, interrupt control, uart, timer
- Differentiators
 - custom accelerators, modem...

Many cores

- Both symmetric and asymmetric
- Both homogeneous and heterogeneous


Lots of software

- Part of core functionality
 - Communication stack, DSP software, GPU microcode...
- User application software infrastructure
 - Android, Linux...






SoC-level verification and validation requirements




cādence

The solution: Perspec System Verifier






Automated use case verification



8 © 2015 Cadence Design Systems, Inc. All rights reserved.

Example use case Translating end-user use case to system-level bare-metal actions




System-level bare-metal actions:

Capture a video with camera using graphics processor and save it to a memory buffer in DDR0 in AVI format with medium resolution and MPEG3 audio with 4x3 aspect ratio then transmit the video using the modem and processor 3 while processor 2 shows the video on the built in display being streamed by the graphics processor of the video already saved in DDR0 memory buffer (66 words)






Use-case verification flow with Perspec engine



cādence


Step #1: Capture topology and system actions



12 © 2015 Cadence Design Systems, Inc. All rights reserved.


cādence°

Step #2: Capture abstract use case >> solve for concrete use case(s) >> analyze gentime coverage






Step #3: Generate tests for specific platform(s)



cādence°

Step #4: Run tests and debug



© 2015 Cadence Design Systems, Inc. All rights reserved.

cādence°



Perspec Modeling



16 © 2015 Cadence Design Systems, Inc. All rights reserved.


Modeling elements

- Component: Functional unit groups actions and resources
- Action: Abstract operation of function
- Token: Include information for preconditions and outcomes
- Place: Defines interaction of tokens and actions (memory, channel, lock)
- Extend: Extending functionality of actions, components, and tokens

```
component config timer c {
  timer setup : memory of timer t;
  state fsm : memory of fsm state t;
 action timer interrupt a {...};
action timer interrupt a {
 timer : to timer setup;
 next : to state fsm;
 };
type name t in [A0, A1, A2, A3, B0];
token timer t {
      name : name t;
      mode : [stop,Up,Continuous,UpDown];
      interrupt : [ENABLE, DISABLE];
      channel : uint [0 .. 7];
extend DVE {
  child mem : memory[1] of power mode t;
  child tim : memory[*] of timer t;
  bind config timer.timer setup == tim;
extend timer interrupt a {
 constraint next.state == enter lpm;
```




Modeling with Perspec System Verifier System language notation (SLN)



cadence®


Constraints



cādence°


C-code generation

Input: a code template is always connected to an action.



cādence[®]

Code generation






Public Success Stories

cādence[®]


22 © 2015 Cadence Design Systems, Inc. All rights reserved.

ST TRD: Verify GPU modified for SoC power management




cādence[®]

Texas Instruments: SoC verification flow



cādence°

ST CPD: Complex SoC scenarios






Summary



26 © 2015 Cadence Design Systems, Inc. All rights reserved.

Connecting it together





Perspec System Verifier

Productivity

10X improvement for complex SoC test creation

Abstraction

UML-style use-case diagrams

Automation


System use-case test generation

Portability

Reuse across all execution platforms

Measurement

SoC-level hardware/software coverage metrics



cādence®

© 2015 Cadence Design Systems, Inc. All rights reserved worldwide. Cadence and the Cadence logo are registered trademarks and Perspec is a trademark of Cadence Design Systems, Inc. in the United States and other countries. ARM is a registered trademark of ARM Limited (or its subsidiaries) in the EU and/or elsewhere. PCI Express and PCIe are registered trademarks and/or service marks of PCI-SIG. All other trademarks are the property of their respective owners.




Backup



Micro-kernel runtime environment

- Perspec[™] System Verifier has ability to manage resources, parallel actions, and test scheduling
 - Before C code is created, automatic planning of the scenario takes place
 - In the C code, sync points are added between cores and testbenches VIP
 - Resources availability is also managed in runtime
- Perspec sync is done via an abstract mailbox
 - Modeled in layers to support multiple communication schemes, e.g., memory, sockets, GPIO, etc...
 - Thread safe to enable multiple cores and same-time communication
 - Small in size and efficient
- Some of the applications of this infrastructure
 - Sync of any activity across languages and platforms
 - Unified analysis and debug
 - Runtime coverage and checking
 - Control external VIP/component
 - Print messages from the embedded cores



cādence°



Perspec Libraries




32 © 2015 Cadence Design Systems, Inc. All rights reserved.

Perspec libraries

- Many SoCs have many common characteristics
 - Typically have CPUs, caches, memories, low-power features, etc...
 - Enables capturing a general set of SoC model building blocks
- Cadence provides pre-built libraries for Perspec[™]
 - Reduces modeling effort and time for customer
 - Models follow good coding style, built for reuse
- Perspec System Methodology Library (SML)
 - Captures system modeling including memories, processors, etc...
 - Customer uses spreadsheet template to configure for specific SoC
- Example: Perspec library for ARM[®] Architecture
 - Captures configurable cache, MMU, and low-power models


Coherency verification challenges

Intra-cluster




Coherency verification challenges

Intra-cluster




Coherency verification challenges


Critical coherent I/O




Coherency verification challenges



I/O coherency verification challenges





9 © 2015 Cadence Design Systems, Inc. All rights reserved

cadence



Example: Library for ARM Architecture





40 © 2015 Cadence Design Systems, Inc. All rights reserved.

Perspec library for ARM Architecture

Set of operations to manage the ARM compute cluster

- -Memory management
 - -Page table handling, virtual address
- -Predefined actions that user can use in their program
 - -Write Data, Read data, Copy data
- -Caching operation
 - -True Sharing
 - -False Sharing
 - -I/O Coherency
- -Low power
- Takes a description of the system in a spreadsheet and creates system scenarios


Perspec library processor configuration tables

 Zero modeling is required since CPU and memory sub-system models are automatically generated from library by reading system configuration tables (shown below)
 Memory blocks

1 2		A	В	С	D	E	F		• P	rocassors	, names, c	luctore
+	1	//System Info								100033013	, names, e	iusicis,
	3								0	oherency		
	4	Processor Info								леенсу		
	5	//Processor Tag	Cluster Tag	Processor ID	Cluster ID	Cluster ID					1 A A A A A A A A A A A A A A A A A A A	() ()
	6	#tag	#cluster	#core_id	#cluster_id	#cachaeability			• P	ades. virti	ual address	S (VA).
-	7	core0_0	cluster0	0	0	cachable				U		· · · · ·
1 ·	8	core1_0	cluster0	1	0	cachable			n	aveical ad	dress (PA)	ozizo
1 ·	9	core2_0	cluster0	2	0	cachable			pi	iysical au	uiess (FA)	, SIZC
1 ·	10	core3_0	cluster0	3	0	cachable				-		
1 ·	11	core0_1	cluster1	4	1	cachable			• P	rocessors	to memori	les
·	12	core1_1	cluster1	5	1	cachable			-			
·	13	core2_1	cluster1	6	1	cachable			20	coccibility	y/restrictior	
L·	14	core3_1	cluster1	7	1	cachable			a	20622INIIII	y/iestitutioi	12
	15	i									-	
	16	Memory Info						L				
	17	//Memory Tag	Enabled	Start Address	End Address	Cacheable	Exclusive-able	Alig	nment			
	18	#mem_block	#enabled	#base_addr	#end_addr	#cacheable	#exclusive_able	#alią	gnment			
-	19	DDR1	TRUE	8000000	BFFFFFF	TRUE	TRUE	1				
L ·	20	DDR5	TRUE	0	7FFFFFFF	TRUE	TRUE	1				
	21			-								
	21											
	22		#outer_non_transient	#outer_write_back	#outer_read_allocate	#outer_write_allocate	#inner_non_transient	#inr	ner_write_bac	k #inner_read_allocate	#inner_write_allocate	
-	22	MAIR Settings #index	#outer_non_transient	#outer_write_back	#outer_read_allocate	#outer_write_allocate	#inner_non_transient TRUE	#inr TRUE		k #inner_read_allocate	#inner_write_allocate TRUE	
₽.	22 23 24	MAIR Settings #index							E			
F:	22 23 24 25	MAIR Settings #index 0	TRUE	TRUE	TRUE	TRUE	TRUE	TRU	E	TRUE	TRUE	
F · ·	22 23 24 25 26	MAIR Settings #index 0 1	TRUE FALSE	TRUE TRUE	TRUE FALSE	TRUE FALSE	TRUE FALSE	TRUI TRUI	E E E	TRUE FALSE	TRUE FALSE	
☐ : :	22 23 24 25 26 27	MAIR Settings #index 0 1 2	TRUE FALSE TRUE	TRUE TRUE TRUE	TRUE FALSE TRUE	TRUE FALSE TRUE	TRUE FALSE TRUE	TRU TRU TRU	E E E	TRUE FALSE TRUE	TRUE FALSE TRUE	
- - - - - - -	22 23 24 25 26 27 28	MAIR Settings #index 0 1 2 3	TRUE FALSE TRUE TRUE	TRUE TRUE TRUE TRUE	TRUE FALSE TRUE TRUE	TRUE FALSE TRUE TRUE	TRUE FALSE TRUE TRUE	TRUE TRUE TRUE TRUE	E E E E	TRUE FALSE TRUE TRUE	TRUE FALSE TRUE TRUE	
- - - - - - - - - -	22 23 24 25 26 27 28 29	MAIR Settings #index 0 1 2 3 4	TRUE FALSE TRUE TRUE TRUE TRUE	TRUE TRUE TRUE TRUE TRUE TRUE	TRUE FALSE TRUE TRUE TRUE TRUE	TRUE FALSE TRUE TRUE TRUE	TRUE FALSE TRUE TRUE TRUE	TRUE TRUE TRUE TRUE TRUE	E E E E E	TRUE FALSE TRUE TRUE TRUE	TRUE FALSE TRUE TRUE TRUE	
	22 23 24 25 26 27 28 29	MAIR Settings #index 0 1 2 3 4 5 6	TRUE FALSE TRUE TRUE TRUE TRUE TRUE TRUE	TRUE TRUE TRUE TRUE TRUE TRUE TRUE	TRUE FALSE TRUE TRUE TRUE TRUE TRUE	TRUE FALSE TRUE TRUE TRUE TRUE	TRUE FALSE TRUE TRUE TRUE TRUE	TRUE TRUE TRUE TRUE TRUE TRUE	E E E E E E	TRUE FALSE TRUE TRUE TRUE TRUE	TRUE FALSE TRUE TRUE TRUE TRUE TRUE	
	22 23 24 25 26 27 28 29 30	MAIR Settings #index 0 1 2 3 4 5 6 7	TRUE FALSE TRUE TRUE TRUE TRUE TRUE TRUE	TRUE TRUE TRUE TRUE TRUE TRUE TRUE TRUE	TRUE FALSE TRUE TRUE TRUE TRUE TRUE TRUE	TRUE FALSE TRUE TRUE TRUE TRUE TRUE	TRUE FALSE TRUE TRUE TRUE TRUE TRUE TRUE	TRUI TRUI TRUI TRUI TRUI TRUI TRUI	E E E E E E	TRUE FALSE TRUE TRUE TRUE TRUE TRUE TRUE	TRUE FALSE TRUE TRUE TRUE TRUE TRUE TRUE	
	22 23 24 25 26 27 28 29 30 31 32	MAIR Settings #index 0 1 2 3 4 5 6 7	TRUE FALSE TRUE TRUE TRUE TRUE TRUE TRUE	TRUE TRUE TRUE TRUE TRUE TRUE TRUE TRUE	TRUE FALSE TRUE TRUE TRUE TRUE TRUE TRUE	TRUE FALSE TRUE TRUE TRUE TRUE TRUE	TRUE FALSE TRUE TRUE TRUE TRUE TRUE TRUE	TRUI TRUI TRUI TRUI TRUI TRUI TRUI	E E E E E E	TRUE FALSE TRUE TRUE TRUE TRUE TRUE TRUE	TRUE FALSE TRUE TRUE TRUE TRUE TRUE TRUE	
	22 23 24 25 26 27 28 29 30 31 32 33	MAIR Settings #index 0 1 2 3 4 4 5 6 7	TRUE FALSE TRUE TRUE TRUE TRUE TRUE TRUE	TRUE TRUE TRUE TRUE TRUE TRUE TRUE TRUE	TRUE FALSE TRUE TRUE TRUE TRUE TRUE TRUE	TRUE FALSE TRUE TRUE TRUE TRUE TRUE	TRUE FALSE TRUE TRUE TRUE TRUE TRUE TRUE	TRUI TRUI TRUI TRUI TRUI TRUI TRUI	E	TRUE FALSE TRUE TRUE TRUE TRUE TRUE TRUE	TRUE FALSE TRUE TRUE TRUE TRUE TRUE TRUE	
	222 233 244 255 266 277 288 299 300 311 322 333 34	MAIR Settings #index 0 1 2 3 4 5 6 7 Default Page Table	TRUE FALSE TRUE TRUE TRUE TRUE TRUE TRUE TRUE TRU	TRUE TRUE TRUE TRUE TRUE TRUE TRUE TRUE	TRUE FALSE TRUE TRUE TRUE TRUE TRUE TRUE TRUE	TRUE FALSE TRUE TRUE TRUE TRUE TRUE TRUE TRUE	TRUE FALSE TRUE TRUE TRUE TRUE TRUE TRUE TRUE	TRUI TRUI TRUI TRUI TRUI TRUI TRUI TRUI		TRUE FALSE TRUE TRUE TRUE TRUE TRUE TRUE TRUE	TRUE FALSE TRUE TRUE TRUE TRUE TRUE TRUE TRUE	
	222 233 244 255 266 277 288 299 300 311 322 331 344 35	MAIR Settings #index 0 1 2 3 4 5 6 7 Default Page Table #va	TRUE FALSE TRUE TRUE TRUE TRUE TRUE TRUE TRUE TRU	TRUE TRUE TRUE TRUE TRUE TRUE TRUE TRUE	TRUE FALSE TRUE TRUE TRUE TRUE TRUE TRUE TRUE TRU	TRUE FALSE TRUE TRUE TRUE TRUE TRUE TRUE TRUE TRU	TRUE FALSE TRUE TRUE TRUE TRUE TRUE TRUE TRUE TRU	TRUI TRUI TRUI TRUI TRUI TRUI TRUI TRUI		TRUE FALSE TRUE TRUE TRUE TRUE TRUE TRUE TRUE	TRUE FALSE TRUE TRUE TRUE TRUE TRUE TRUE TRUE	to add
	22 23 24 25 26 27 28 29 30 31 32 33 34 35 36	MAIR Settings #index 0 1 2 3 4 5 6 7 Default Page Table #va 0	TRUE FALSE TRUE 0	TRUE TRUE TRUE TRUE TRUE TRUE TRUE TRUE	TRUE FALSE TRUE 1024M	TRUE FALSE TRUE TRUE TRUE TRUE TRUE TRUE TRUE FALSE	TRUE FALSE TRUE TRUE TRUE TRUE TRUE TRUE TRUE TRU	TRUI TRUI TRUI TRUI TRUI TRUI TRUI TRUI		TRUE FALSE TRUE TRUE TRUE TRUE TRUE TRUE TRUE	TRUE FALSE TRUE TRUE TRUE TRUE TRUE TRUE	to add
	22 23 24 25 26 27 28 29 30 31 32 33 34 35 36	MAIR Settings #index 0 1 2 3 4 5 6 7 Default Page Table #va 0 40000000	TRUE FALSE TRUE TRUE TRUE TRUE TRUE TRUE TRUE 0 40000000	TRUE TRUE TRUE TRUE TRUE TRUE TRUE TRUE	TRUE FALSE TRUE TRUE TRUE TRUE TRUE TRUE 1024M	TRUE FALSE TRUE TRUE TRUE TRUE TRUE TRUE FALSE FALSE	TRUE FALSE TRUE TRUE TRUE TRUE TRUE TRUE TRUE TRU	TRUI TRUI TRUI TRUI TRUI TRUI TRUI TRUI		TRUE FALSE TRUE TRUE TRUE TRUE TRUE TRUE TRUE TRUE TRUE TRUE	TRUE FALSE TRUE TRUE TRUE TRUE TRUE TRUE TRUE	

42

Perspec library use model



cādence®


Pre-defined basic software operations

Basic software operations

- Write: write_data
 - Generates data and writes it into the memory
- Copy: copy_data
 - Copy data from one area to another
- Read: read_check_data
 - Read data from previously written area
 - Checks against the reference model


Main control knobs

- Alignment
- Data size
- Memory block/address




cādence[®]


Advanced software operation: All processors to all memories



45 © 2015 Cadence Design Systems, Inc. All rights reserved.

Coherency—False Sharing








Perspec debug capabilities

Abstract debug using

Smart log filtering, stepping, and searching



49 © 2015 Cadence Design Systems, Inc. All rights reserved.

cādence°