





Perspec System Verifier Overview

June 2015

IP to SoC hardware/software integration and verification flows—Cadence methodology and focus



IP to SoC pre-silicon verification platforms







Perspec System Verifier Overview

A system-centric look at a modern SoC


- **Many IPs**
 - Standard I/O
 - Wifi, USB, PCI Express® (PCIe®), etc.
 - System infrastructure
 - Interconnect, interrupt control, uart, timer...
 - Differentiators
 - custom accelerators, modem...
- **Many cores**
 - Both symmetric and asymmetric
 - Both homogeneous and heterogeneous
- **Lots of software**
 - Part of core functionality
 - Communication stack, DSP software, GPU microcode...
 - User application software infrastructure
 - Android, Linux...



SoC-level verification and validation requirements



The solution: Perspec System Verifier





Automated use case verification

Desired Scenario:

Decode video from the DDR and show on the display



SLN Models



Perspec solver checks the feasibility of the goals statically

Coverage model is auto-created and pruned for reachable scenarios

Re-generate the code for derivatives, spec changes, etc...



*Perspec™ System Verifier automatically and **exhaustively** completes the goals in to full legal scenarios*



Example use case

Translating end-user use case to system-level bare-metal actions

End-user use case:

Mobile phone requirement:

view a video while uploading it
(6 words)



System-level bare-metal actions:


Capture a video with camera **using graphics processor** and save it to a **memory buffer** in **DDR0** in **AVI** format with **medium resolution** and **MPEG3** audio with **4x3 aspect ratio** then **transmit** the video using the **modem** and **processor 3** while **processor 2** shows the video on the built in display being **streamed by the graphics processor** of the video **already saved** in **DDR0** memory buffer

(66 words)




Flow


Use-case verification flow with Perspec engine




Step #1: Capture topology and system actions



Step #2: Capture abstract use case >> solve for concrete use case(s) >> analyze gentime coverage



Step #3: Generate tests for specific platform(s)



Step #4: Run tests and debug

The screenshot displays the Cadence SmartLog and Waveform 1 - SimVision interface. The top section shows the SmartLog window with a list of messages and a UML activity diagram. The bottom section shows the Waveform 1 - SimVision window with a timeline and log messages. A blue box highlights the text: "Debug from UML activity diagram synchronized with source, waveform and log messages".

SmartLog Messages:

Time (fs)	Message
16,000,000	SVR: (1) decode_to_display [136] Start
16,000,000	SVR: (10) 10:receive [126]@[136] proc1:
18,000,000	SVR: (11) 10:receive [126]@[136] proc1:
7,395,000,000	SVR: (12) 10:receive [126]@[136] proc1:
7,478,000,000	SVR: (13) a1:show [133]@[136] proc2>> 5
7,489,000,000	SVR: (14) a1:show [133]@[136] proc2>> 5
7,534,000,000	SVR: (7) a0:decode_to_display [130]@[136] proc1:
7,541,000,000	SVR: (8) a0:decode_to_display [130]@[136] proc1:
13,990,000,000	SVR: (9) a0:decode_to_display [130]@[136] proc1:
14,313,000,000	SVR: (15) a1:show [133]@[136] proc2>> 5
14,313,000,000	SVR: (2) decode_to_display [136] End
14,313,000,000	SVR report summary: 1 scenarios, 3 actions
14,313,000,000	Reusing existing coverage model ./cov...

UML Activity Diagram:

```
graph TD
    Start(( )) --> Receive[10:receive [126]]
    Receive --> Show[a1:show [133]]
    Show --> Decode[a0:decode_to_display [130]]
    Decode --> End(( ))
```

Source Code (svr_soc_test.c):

```
/* Code for a1:show 133 declared at line 118 in yamm_base */
svr_fast_message0_4(13); /* Start action msg */
{
    /* #message(NONE, "Executing: display_c::show"), at line 96 in @yamm_host_execs */
    svr_fast_message0_4(14);
    yamm_rand_delay(0);
    int buf_size = SLN_RANDOM(0,10); /* Sample buf_size */
    svr_fast_message0_4(15); /* End action msg */
}
/* processor proc2 waiting for a 'sync action' message from processor proc_gpx */
while (1) { slnp_mbox_harvest_mem(4, 2); if (slnp_read_int_mail(2, 0x0) > 0) break; SLNP_YIELD(0); }
```

Waveform 1 - SimVision:

Time: 0: 14,313,000,000 fs

Debug Location = 7,395,000,000

TimeA = 14,313,000,000 (16)

Log Messages:

- decode_to_display [136]
- 10:receive [126]@[136]
- a1:show [133]@[136]
- a0:decode_to_display [130]@[136]



Perspec Modeling

Modeling elements

- Component: Functional unit groups actions and resources
- Action: Abstract operation of function
- Token: Include information for pre-conditions and outcomes
- Place: Defines interaction of tokens and actions (memory, channel, lock)
- Extend: Extending functionality of actions, components, and tokens

```
component config_timer_c {  
    timer_setup : memory of timer_t;  
    state_fsm : memory of fsm_state_t;  
    action timer_interrupt_a {...};  
};
```

```
action timer_interrupt_a {  
    timer : to timer_setup;  
    next : to state_fsm;  
};
```


```
type name_t in [A0,A1,A2,A3,B0];  
token timer_t {  
    name : name_t;  
    mode : [stop,Up,Continuous,UpDown];  
    interrupt : [ENABLE,DISABLE];  
    channel : uint [0 .. 7];  
};
```

```
extend DVE {  
    child mem : memory[1] of power_mode_t;  
    child tim : memory[*] of timer_t;  
    bind config_timer.timer_setup == tim;  
};
```

```
extend timer_interrupt_a {  
    constraint next.state == enter_lpm;  
};
```

Modeling with Perspec System Verifier

System language notation (SLN)



Constraints

```
extend timer_interrupt_a {  
  constraint next.state == enter_lpm;  
  constraint timer.mode in [Up,UpDown];  
  constraint timer.compare in [0 .. 0xFF];  
  constraint timer.channel == 0 ?  
    (timer.ccie_interrupt == ENABLE && timer.interrupt == DISABLE):  
    (timer.ccie_interrupt == DISABLE && timer.interrupt == ENABLE);  
  
  table {  
    #name | #type | #number | #channel | #wakeup_source;  
    A0    | A     | 0       | 5        | TA0      ;  
    A1    | A     | 1       | 3        | TA1      ;  
    A2    | A     | 2       | 2        | TA2      ;  
    A3    | A     | 3       | 5        | TA3      ;  
    B0    | B     | 0       | 7        | TB0      ;  
  } with {          // if then  
    constraint timer.name == <#name> => timer.type == <#type> &&  
      timer.number == <#number> &&  
      timer.channel <= <#channel> &&  
      wakeup.wakeup_source == <#wakeup_source>;  
  }; };
```

Annotations:

- directed (points to the arrow in the table definition)
- in a list (points to the list of constraints)
- if ... then ..else (points to the conditional constraint)
- table (points to the table definition)

C-code generation

Input: a code template is always connected to an action.

```
extend timer_interrupt_a {  
  exec body C#:  
    _enable_interrupts();  
    Timer_start<(timer.mode)>Mode (  
      TIMER_<(timer.name)>_BASE,  
      TASSEL_<(timer.clock_source)>,  
      TIMER_CLOCKSOURCE_DIVIDER_1,  
      <(hex(timer.compare))>,  
      TIMER_TAIE_INTERRUPT_<(timer.interrupt)>,  
      TIMER_CCIE_CCR0_INTERRUPT_<(timer.ccie_interrupt)>,  
      TIMER_SKIP_CLEAR  
    );  
end #;  
};
```

Output:
Generated code

Perspec

```
_enable_interrupts();  
Timer_startUpDownMode (  
  TIMER_B0_BASE, TASSEL__ACLK,  
  TIMER_CLOCKSOURCE_DIVIDER_1,  
  0x29,  
  TIMER_TAIE_INTERRUPT_DISABLE,  
  TIMER_CCIE_CCR0_INTERRUPT_ENABLE,  
  TIMER_SKIP_CLEAR  
);
```

Code generation

The screenshot shows a C code editor with the file 'svr_test.c'. The code is annotated with several sections highlighted in blue. On the right side, there are five red boxes with text, each with an arrow pointing to a specific part of the code:

- exec header C #:** Points to the first blue-highlighted section containing preprocessor directives: `/* User declaration code */`, `/* exec declaration: inline code for component DVE [2] : at line 3 in @body */`, `#include <top.c>`, `#include <test_support.h>`, `#include "timer.c"`, and `volatile uint16_t int_count;`.
- exec below_header C #:** Points to the second blue-highlighted section containing preprocessor directives: `/* User definition code */`, `/* exec definition: inline code for action i0:timer_interrupt_a 40 : at line 15 in @body_timer */`, `#pragma vector=TIMER0_B0_VECTOR`, `_interrupt void TIMER_B0_ISR(void)`, and `{`.
- Reference to SLN code**: Points to the third blue-highlighted section containing code: `TB_success();`, `int_count=1;`, `Timer_stop (TIMER_B0_BASE);`, and `__low_power_mode_off_on_exit();`.
- exec body C #:** Points to the fourth blue-highlighted section containing code: `/* Code for scenario: exit_lpm_a id: 51 processor: */`, `static void svr_exit_lpm_a_scenario_start_51(void) {`, `/* Code for i0:timer_interrupt_a 40 declared at line 10 in base_timer */`, `_enable_interrupts();`, `Timer_startUpDownMode (TIMER_B0_BASE, TASSEL__ACLK,TIMER_CLOCKSOURCE_DIVIDER_1,0x77,TIMER_TAIE_INTERRUPT_DISABLE,TIMER_CCIE_CCR0_INTERRUPT_ENABLE,TIMER_SKIP_CLEAR);`, and `Timer_disableCaptureCompareInterrupt (TIMER_B0_BASE,TIMER_CAPTURECOMPARE_REGISTER_2);`.
- exec body C #:** Points to the fifth blue-highlighted section containing code: `/* Code for i1:enter_lpm_a 44 declared at line 10 in base_lpm */`, `int_count=0;`, `__low_power_mode_1();`, `if (int_count == 1) {`, `TB_success();`, `} else {`, `TB_error();`, and `}`.

```
/* User declaration code */
/* exec declaration: inline code for component DVE [2] : at line 3 in @body */
#include <top.c>
#include <test_support.h>
#include "timer.c"
volatile uint16_t int_count;

/* User definition code */
/* exec definition: inline code for action i0:timer_interrupt_a 40 : at line 15 in @body_timer */
#pragma vector=TIMER0_B0_VECTOR
_interrupt void TIMER_B0_ISR(void)
{
    TB_success();

    int_count=1;
    Timer_stop (TIMER_B0_BASE);
    __low_power_mode_off_on_exit();
}

/* Code for scenario: exit_lpm_a id: 51 processor: */
static void svr_exit_lpm_a_scenario_start_51(void) {
    /* Code for i0:timer_interrupt_a 40 declared at line 10 in base_timer */
    _enable_interrupts();

    Timer_startUpDownMode (TIMER_B0_BASE, TASSEL__ACLK,TIMER_CLOCKSOURCE_DIVIDER_1,0x77,TIMER_TAIE_INTERRUPT_DISABLE,TIMER_CCIE_CCR0_INTERRUPT_ENABLE,TIMER_SKIP_CLEAR);
    Timer_disableCaptureCompareInterrupt (TIMER_B0_BASE,TIMER_CAPTURECOMPARE_REGISTER_2);

    /* Code for i1:enter_lpm_a 44 declared at line 10 in base_lpm */
    int_count=0;
    __low_power_mode_1();

    if (int_count == 1) {
        TB_success();
    } else {
        TB_error();
    }
}
```



Public Success Stories

ST TRD: Verify GPU modified for SoC power management

Results 25

- New bug types
 - Missing Isolation
 - Control Sequence
 - Retention schedule
 - Memory corruption
 - Power sequencing
 - Software/Hardware
 - Power On Reset
 -

- Verification team
 - Create Power
 - Run dynamic
 - Add power checker


- We deliver
 - need for power
 - Tests are

- We have created
 - A test bench
 - IP Power
 - IP top
 - An IP API
 - Retention
 - Clock, m
 - Some Power monitor/checker

- In our GPU
 - More power
 - More complex
 - Specifications

- Creating a test
- Not possible
- We have developed
 - Most of the
 - Other power

- **Need for automation** to create tests for all possible state



- **Higher coverage in less time** than manual tests development
 - All 192 generated tests are different and cover all states
 - Covering transition we did not think off
 - Estimated manual effort to reach same coverage: 192 days

	Nb tests	Lines of code	Development	Maintenance (each change)	Nb tests /Day
Manual	20	2k (100x20)	20 days	3 to 4 days	1
Perspec	192	800	10 days	1 day	19.2
Ratio		0.4			19.2

- **Simplify debug analysis of failing tests**


Texas Instruments: SoC verification flow

Flow comparisons

METRICS	Perspec	MSP430 Verification Flow
time effort (units)	modeling / update script adaption / update reuse 10 / 5 / 1	modeling / update script adaption / update reuse 10 / 8 / 7
manpower	modeler and user	person write and update test cases
complexity	individual scenarios understandable	difficult
visibility	scenario understanding/ traceability	plan overview
readable	same style, one define multi use	depends on writer
editable	centralized update	change all affected files
portability	easy, replace one file	high manual effort
coverage	functional system + execution	execution coverage
debug	differentiated debugging	traditional debugging
number	shall be limited by coverage	every test cases written manually

Motivation

- Complexity:
 - SoCs become more and more **complex** with a
 - Verification can consume up to **80%** of the de
 - Mainly verification involves multiple parties and
 - To handle this on a typical SoC project a very
- Structured MSP430 verification flow
 - Feature-driven** verification eplan based
 - Several thousand test case written **directed**
 - Prone to faults** in the planning phase
 - Too **high manual effort**
- Motivation for a new tool Perspec System Verifier with the focus on:
 - Simple **system model** to prove the concept
 - Seamless integration** into our existing environment
 - Generation of **pipe cleaner** test cases (auto generated)
 - Comparison** to our today's existing approach




ST CPD: Complex SoC scenarios

Conclusion 14

- PCIe model
 - 1000 lines: 1/3 model, 2/3 template
 - 4 wk, mostly reverse engineering
- CPU model
 - 1d to fill CSV and provide configuration details
- Achievements for PCIe
 - Coverage on test generation **new**
 - Easier maintenance **new**
 - Multi instances tests **new**
- IO Coherency with PCIe **new**
 - Self checking tests generated, with parallel data flows involving multiple CPUs and PCIe instances
- Next Opportunities
 - Promote vertical reuse and get IP provider delivering Perspec model
 - Build derivative system tests at SOC level, combining with other Ips
 - Standardizing through Accellera Portable Stimulus WG

3 simultaneous memcopy actions



- Solver handles p operations
 - write_data, do_po
 - IP instances used block address and
- Allow to generate
 - Coverage
- Complex aspects generated C code
 - synchronization b operations
 - self-checking

- Such verification r
- Need to configure
 - Configuration of I/
 - Configuration of C
- Need to synchron
- Need to manage r
 - Constraints on C c
 - Synchronization b
- Need to track men

- Consumer market
 - Embed many proc
 - Support most adva
 - Huge and complex
- Verification metho
 - Bare metal, with al
 - Target tests reuse
 - From IP to SoC
 - Over various SoC
 - Over CPU mode
 - From SoC to SoC
 - A test could require


Manually writing and debugging such tests is challenging

- IO Coherency verification is one of the hot topics addressed in our recent SoCs




Summary

Connecting it together



Perspec System Verifier

- **Productivity**
10X improvement for complex SoC test creation
- **Abstraction**
UML-style use-case diagrams
- **Automation**
System use-case test generation
- **Portability**
Reuse across all execution platforms
- **Measurement**
SoC-level hardware/software coverage metrics




cā dence®



Backup

Micro-kernel runtime environment

- Perspec™ System Verifier has ability to manage resources, parallel actions, and test scheduling
 - Before C code is created, automatic planning of the scenario takes place
 - In the C code, sync points are added between cores and testbenches VIP
 - Resources availability is also managed in runtime
- Perspec sync is done via an abstract mailbox
 - Modeled in layers to support multiple communication schemes, e.g., memory, sockets, GPIO, etc...
 - Thread safe to enable multiple cores and same-time communication
 - Small in size and efficient
- Some of the applications of this infrastructure
 - Sync of any activity across languages and platforms
 - Unified analysis and debug
 - Runtime coverage and checking
 - Control external VIP/component
 - Print messages from the embedded cores





Perspec Libraries

Perspec libraries


- Many SoCs have many common characteristics
 - Typically have CPUs, caches, memories, low-power features, etc...
 - Enables capturing a general set of SoC model building blocks
- Cadence provides pre-built libraries for Perspec™
 - Reduces modeling effort and time for customer
 - Models follow good coding style, built for reuse
- Perspec System Methodology Library (SML)
 - Captures system modeling including memories, processors, etc...
 - Customer uses spreadsheet template to configure for specific SoC
- Example: Perspec library for ARM® Architecture
 - Captures configurable cache, MMU, and low-power models

Intra-cluster




Coherency verification challenges

Intra-cluster




Coherency verification challenges


Critical coherent I/O




Coherency verification challenges



I/O coherency verification challenges



Power shutoff verification challenges





Example: Library for ARM Architecture

Perspec library for ARM Architecture

- Set of operations to manage the ARM compute cluster
 - Memory management
 - Page table handling, virtual address
 - Predefined actions that user can use in their program
 - Write Data, Read data, Copy data
 - Caching operation
 - True Sharing
 - False Sharing
 - I/O Coherency
 - Low power
- Takes a description of the system in a spreadsheet and creates system scenarios

Perspec library processor configuration tables

- Zero modeling is required since CPU and memory sub-system models are automatically generated from library by reading system configuration tables (shown below)

1	2	A	B	C	D	E	F
+	1	//System Info					
	3						
	4	Processor Info					
	5	//Processor Tag	Cluster Tag	Processor ID	Cluster ID	Cluster ID	
	6	#tag	#cluster	#core_id	#cluster_id	#cacheability	
	7	core0_0	cluster0	0	0	cacheable	
	8	core1_0	cluster0	1	0	cacheable	
	9	core2_0	cluster0	2	0	cacheable	
	10	core3_0	cluster0	3	0	cacheable	
	11	core0_1	cluster1	4	1	cacheable	
	12	core1_1	cluster1	5	1	cacheable	
	13	core2_1	cluster1	6	1	cacheable	
	14	core3_1	cluster1	7	1	cacheable	
	15						
	16	Memory Info					
	17	//Memory Tag	Enabled	Start Address	End Address	Cacheable	Exclusive-able
	18	#mem_block	#enabled	#base_addr	#end_addr	#cacheable	#exclusive_able
	19	DDR1	TRUE	80000000	BFFFFFFF	TRUE	TRUE
	20	DDR5	TRUE	0	7FFFFFFF	TRUE	TRUE
	21						
	22	MAIR Settings					
	23	#index	#outer_non_transient	#outer_write_back	#outer_read_allocate	#outer_write_allocate	#inner_non_transient
	24	0	TRUE	TRUE	TRUE	TRUE	TRUE
	25	1	FALSE	TRUE	FALSE	FALSE	TRUE
	26	2	TRUE	TRUE	TRUE	TRUE	TRUE
	27	3	TRUE	TRUE	TRUE	TRUE	TRUE
	28	4	TRUE	TRUE	TRUE	TRUE	TRUE
	29	5	TRUE	TRUE	TRUE	TRUE	TRUE
	30	6	TRUE	TRUE	TRUE	TRUE	TRUE
	31	7	TRUE	TRUE	TRUE	TRUE	TRUE
	32						
	33	Default Page Table					
	34	#va	#pa	#mem_block	#size	#secure	#sharable
	35	0	0	DDR5	1024M	FALSE	outer_shareable
	36	40000000	40000000	DDR5	1024M	FALSE	outer_shareable
	37	80000000	80000000	DDR1	1024M	FALSE	non_shareable
	38						

- Memory blocks
- Processors, names, clusters, coherency
- Pages, virtual address (VA), physical address (PA), size
- Processors to memories accessibility/restrictions

Tables can be extended to add more design specific attributes

Perspec library use model

Step #4: As needed model SoC-specific subsystems (e.g., PCIe controller), data movers (e.g., DMAs), user defined power states, etc...

User model


Step #5: Use the composer to write tests that combine built-in scenarios with user-defined scenarios and actions

Step #1: Fill in the standard SML and Coherency tables

Step #2: Load the SML bring-up environment + user boot code


Step #3: Use the composer to write scenarios and use-cases: Memory, coherency, power, and DVM, tune the built-in coverage as needed

No modeling effort




Pre-defined basic software operations


- Basic software operations
 - Write: *write_data*
 - Generates data and writes it into the memory
 - Copy: *copy_data*
 - Copy data from one area to another
 - Read: *read_check_data*
 - Read data from previously written area
 - Checks against the reference model
- Main control knobs
 - Alignment
 - Data size
 - Memory block/address




Advanced software operation: All processors to all memories



Coherency—False Sharing



Coherency – True Sharing Scenarios



Processors run in parallel

And synchronize

Address Offset

Processors access same address at different times

Cache Lines

	12	14	15	17	18	19	21	22	23	25	26
0x8eb5c0		cpu0_core1(W) cpu0_core0(R) cpu0_core0(R)	cpu1_core0(W) cpu0_core0(R) cpu0_core1(W) cpu1_core0(R)		cpu0_core1(W) cpu0_core0(R) cpu0_core0(R) cpu0_core0(W) cpu0_core0(R) cpu0_core1(R)	cpu0_core1(W) cpu0_core0(R) cpu1_core0(W) cpu0_core0(R) cpu0_core0(R) cpu0_core1(R)	cpu0_core0(W) cpu0_core0(R) cpu1_core0(R) cpu0_core0(W) cpu0_core1(R) cpu0_core1(R)		cpu1_core0(W) cpu0_core1(R) cpu0_core1(W) cpu1_core0(R) cpu1_core0(R) cpu0_core1(R)	cpu0_core0(W) cpu0_core0(R) cpu0_core0(W) cpu1_core0(R) cpu1_core0(R) cpu0_core1(R)	
0x996780	cpu1_core0(W) cpu0_core0(R) cpu1_core0(W) cpu1_core0(R)	cpu0_core1(W) cpu0_core1(R) cpu0_core1(W) cpu0_core0(R)	cpu1_core0(W) cpu1_core0(R) cpu0_core1(W) cpu0_core0(R)	cpu0_core0(W) cpu0_core0(R) cpu0_core0(W) cpu0_core1(R)	cpu0_core1(W) cpu1_core0(R) cpu0_core1(W) cpu0_core1(R)	cpu1_core0(W) cpu1_core0(R) cpu0_core1(W) cpu0_core0(R)	cpu0_core0(W) cpu0_core0(R) cpu0_core0(W) cpu0_core0(R) cpu1_core0(W) cpu1_core0(R)		cpu0_core1(W) cpu1_core0(R) cpu1_core0(W) cpu1_core0(R)		cpu1_core0(W) cpu0_core1(W) cpu0_core1(W) cpu0_core0(W) cpu0_core0(R) cpu0_core1(R)




Debug

Perspec debug capabilities

Abstract debug using
UML activity diagram

Smart log filtering,
stepping, and searching



Lock-step execution of activity
diagram, log, C code, and waveform