Remote and Probeless Debug Methodology for Data Center Silicon Debugs

Mamatha Kallimatada

Sasidhar Sunkari, David Kapchits

Problem Statement/Introduction



- **The Data Center Challenge:** Maintaining hardware reliability and uptime across thousands of servers is a complex, large-scale operation.
- **The Critical Process:** Failure Analysis (FA) is essential for diagnosing returned hardware (RMA), but it's often a bottleneck.
- **The Traditional Method is Flawed:** Current debugging relies on physical access and intrusive JTAG probes, which leads to major challenges:
  - **High Cost:** Requires specialized equipment and on-site technician time.
  - **Logistical Complexity:** Involves shipping hardware and coordinating staff.
  - **Service Impact:** Causes extended system downtime and service interruptions.
- **Our Goal:** To create an efficient, scalable, and non-intrusive remote debug methodology that eliminates these bottlenecks.

Proposed Methodology/Advantages

The core principle involves utilizing the JTAG controller commonly integrated within the Baseboard Management Controller (BMC) found on server motherboards. By leveraging this existing hardware capability, remote debugging sessions can be established without requiring physical probes or direct access to the system under test (SUT).

Key advantages:

- Reduced Downtime: Faster diagnosis and resolution of hardware issues minimize service interruptions.
- Improved Efficiency: Eliminates the need for physical access and intrusive probes, streamlining the debugging process.
- Cost Savings: Reduces the expenses associated with physical debugging equipment and on-site technician deployments.
- Enhanced Scalability: Supports debugging operations across multiple systems and geographical locations, making it suitable for large-scale data centers.

Initial Remote Debugger Architecture and Limitations

- **Design:** The debug intelligence (RDDI Server) was located on the host computer, with the server's BMC acting only as a simple command proxy.
- **Flaw:** A single high-level command (e.g., "read memory") was translated into thousands of low-level JTAG operations *on the host*.
- **Bottleneck:** Each of these thousands of tiny JTAG operations had to be sent individually over the network, incurring a full round-trip of network latency for every single step.
- **Result:** The cumulative latency made this approach **~30 times slower** than a direct physical probe, rendering it impractical for real-world failure analysis.



Optimized BMC-Resident Debug Architecture

- **Key Innovation:** Moved the debug intelligence (RDDI Server) from the host computer **onto the server's BMC**.
- **New, Efficient Workflow:** Host sends **one** high-level command over the network. The BMC translates this into thousands of JTAG operations **locally**, without using the network. The BMC sends **one** final, consolidated result back to the host.
- **Performance Impact:** Network latency is **completely eliminated** from the high-frequency debug loop. Achieved debug speeds **comparable to a physical probe**, restoring practical viability for remote failure analysis.



Results

- **Performance Breakthrough:** This optimized method achieves debug speeds **comparable to traditional physical probes**, overcoming the severe (~30x) slowdown that made initial remote attempts unusable.
- **Latency Eliminated:** The performance gain was achieved by moving the debug logic onto the server's Baseboard Management Controller (BMC), which **eliminates network latency** for high-frequency JTAG commands.
- **Best of Both Worlds:** The final methodology delivers:
  - High Performance of a physical probe.
  - High Scalability & Low Cost of a remote solution.
  - Zero Physical Access Required, streamlining failure analysis.
- **Proven for Production-Scale Debugging:** The methodology has been successfully deployed and validated in live data center environments.

Conclusion

A Paradigm Shift in Hardware Debugging

- **Developed a high-performance, remote debug method** for data center hardware failures using the on-board JTAG controller.
- **Key Innovation:** Moved debug intelligence onto the server's Baseboard Management Controller (BMC) to eliminate network latency.
- **Result: Achieved Performance Parity with Physical Probes:** Our optimized method delivers debug speeds comparable to traditional, physical probes while remaining fully remote and non-intrusive.
- **Impact: Accelerated Diagnostics and Reduced Costs:** This approach drastically reduces operational costs, accelerates failure analysis, and improves diagnostic scalability across large-scale data centers.
- **Foundation for Future Automation:** This work establishes a powerful new paradigm, creating a foundation for future innovations such as automated, fleet-wide failure analysis and proactive hardware health monitoring.

REFERENCES

[1] M. Marra, G. Polito, and E. Gonzalez Boix, "Out-Of-Place debugging: a debugging architecture to reduce debugging interference," arXiv preprint arXiv:1811.02034, 2018.
[2] IEEE Standard for Test Access Port and Boundary-Scan Architecture, IEEE Std 1149.1-2013 (Revision of IEEE Std 1149.1-2001), Dec. 2013.
[3] ARM Limited, ARM® Debug Interface Architecture Specification ADIv5.0 to ADIv5.2, ARM IHI 0031C, 2010.
[4] J. F. Guan, Y. L. Wang, and J. W. Li, "Challenges and research directions in reliable data center networking," Frontiers of Computer Science, vol. 9, no. 1, pp. 13-23, Feb. 2015.