Novel GUI Based UVM Test Bench Template Builder

Vignesh Manoharan Aeva Inc. 555 Ellis St. Mountain View, CA 94043

Abstract

Adoption rate of Universal Verification Methodology (UVM) is increasing day by day across industry and the need for building new Verification Intellectual Property (VIP) or testbench is in great Writing effective demand. and UVM testbench from structured

Interface Creation: The tool provides the user with multiple options to develop an interface file such as:

- Creating a default interface with an empty shell
- A user defined interface via the GUI as shown in Figure 3.
- Loading a spreadsheet

User Tips Hello vignesh.manoharan! Choose What You Want To Create Single UVM Component

Once the user has provided the required details about all the environments and the monitorscoreboard connectivity information, the user needs to click the "Done Env Cfg" button as shown in Figure 9 to instruct the tool that the user has confirmed all the testbench setup and it is safe to move ahead.

	enerator		↑ - 1			
□User Tips	Libuvm		□ Build &			
Enter Env Name:	kawai,nrk	aw				
How Many Sub Env You Want To Create:	How Many Sub Env You Want To Create:					
How Many Agents You Want To Create:	2,volcano	2,volcano,sea				
How Many Monitors You Want To Create:		1,nrkmon	1,nrkmon			
How Many Scoreboards You Want To Create						
How Many Env Interface To Create:						
Specify The Environment Directory Path:						
RETURN TO MAIN MENU EXIT CODE GENERATOR	ENV SETUP	LOAD ENV CFG	PREV ENV CFG	DONE ENV CFG		

The tool knows the user is adding new components onto an existing block level environment, so the tool generates only the new components and then stitches them onto the already existing environment in all the necessary places.

DESIGN AND VERIFIC

UNITED STATES

VIRTUAL FEBRUARY 28 - MARCH 3, 2022

• U	JVM Template Generator		↑ - □ ×	
🗖 User Tips	Libuvm		🗆 Build & Run	
Enter Env Name:		top,reg_env		
How Many Sub Env You Want To Create:	1,clock			
How Many Agents You Want To Create:		2,master,slavec		
How Many Monitors You Want To Create:		1,rmon		
How Many Scoreboards You Want To Create:		1,rscb		
How Many Env Interface To Create:				
Specify The Environment Directory Path:		pwd		
RETURN TO MAIN MENU EXIT CODE GENERATOR	ENV SETUP	LOAD ENV CFG	NEXT ENV CFG	

scratch is cumbersome most of the time and following a standard structure with provision for better re-usability across projects is also challenging. What if the time taken for initial development cycle is reduced to minutes instead of days with the help of a Graphic User Interface (GUI) to build the verification component templates? This poster presents an overview about the GUI interface used develop the individual UVM to VIP components or the entire templates loaded with features to customize and configure as per the user requirements.

Deep Dive Into UVM Template Generator Operation

The tool is built using Python Tkinter framework to create the GUI layouts in grid fashion mechanism. All text processing and editing are done using python scripting. The tool helps in:

- Building pure UVM template codes
- Building single UVM components or complete



Figure 3. User Defined Interface Details Filled via GUI

Agent Creation: When the user wants to create an agent, the tool further provides options for the user to enter the number of driver-sequencers or monitors they want with required names as shown in Figure 4. The tool generates the necessary code templates which are compile clean and ready to use. As soon as the code is generated, the tool goes to the default/initial layout.

UVM Template Generat	or + x
User Tips Libuvm	Build & Run
 Single UVM Component 	
Enter The Component/Object Name	e You Wanted To Create:
generic	
Which Single Component/Object You Wanted To Create:	
Sequence Item	
 Sequence 	
Sequencer	
• Driver	
• Monitor	
• Agent	
Enter Required Number Of Driver~Sequencer:	1,master
Enter Required Number Of Monitors:	1,mmon
 Scoreboard 	
• Environment	
• Test	
 Interface 	
Choose The Type Of Interface For master Driver:	Click Drop-Down For Options -
RETURN TO MAI	N Default Interface
	User Defined Interface
	Load Interface
Figure 4. Component Specifi	c Customization Layout
5 1 1	,

Figure 9. Environment configuration confirmation layout

After confirming the environment configuration, the user then clicks the "Generate Code" button as shown in Figure 10. This will instruct the tool to build the testbench codes, necessary files, and directory structures.

	UVM Template Generator		↑ - □ ×
🗆 User Tips	Libuvm		🗆 Build & Run
Enter Env Name:		kawai,nrkaw	4
How Many Sub Env You Want To Create:			
How Many Agents You Want To Create:		2,volcano,	sea
How Many Monitors You Want To Create:		1,nrkmon	
How Many Scoreboards You Want To Create:	:		
How Many Env Interface To Create:			
Specify The Environment Directory Path:			
RETURN TO MAIN MENU	GENERATE CODE		EXIT CODE GENERATOR

Figure 10. Final tool layout before proceeding to generate code

In the complete UVM VIP tool window, when the user chooses the "Load Spreadsheet Approach", the tool pops up with the layout as shown in Figure 11.

	UVM Template Generator	↑ - □				
User Tips	Libuvm	🗆 Build & Ru				
Choose the EnvConfig Spreads	sheet To Load: <mark>Right</mark>	Click To Load-Left Click To Enter				
RETURN TO MAIN MENU	PARSE SPREADSHEE	ET EXIT CODE GENERATOR				
Figure 11. Load spreadsheet tool layout						
	1					

In this mode, the user can enter the details in a tool understandable spreadsheet format as shown in the Figure 12.

Environment	ParentEnvironment	SubEnvironment	Monitor	Scoreboard	Agent	AgentConfig	MonScbCon	EnvIntfDetails	Directory	EnvCfgFilePath
aloha	top	2,maui,kawai	1,amon	1,ascb	2,master,slave	master:5	aloha,master,mon-	3,blu,bla,ble		
							aloha,ascb-			
							red,2/blue,1 kawai,nrkaw,n			
							rkmon-top,aloha,ascb-tee,2			
	Environment aloha	Environment ParentEnvironment aloha top	Environment ParentEnvironment SubEnvironment aloha top 2,maui,kawai	Environment ParentEnvironment SubEnvironment Monitor aloha top 2,maui,kawai 1,amon	Environment ParentEnvironment SubEnvironment Monitor Scoreboard aloha top 2,maui,kawai 1,amon 1,ascb	Environment ParentEnvironment SubEnvironment Monitor Scoreboard Agent aloha top 2,maui,kawai 1,amon 1,ascb 2,master,slave	Environment ParentEnvironment SubEnvironment Monitor Scoreboard Agent AgentConfig aloha top 2,maui,kawai 1,amon 1,ascb 2,master,slave master:5	Environment SubEnvironment SubEnvironment Monitor Scoreboard Agent AgentConfig MonScbCon aloha top 2,maui,kawai 1,aron 1,ascb 2,master,slaw master:5 aloha,ascb- red,2/blue,1 kawai,nrkaw,n rkmon-top,aloha,ascb-tee,2	Environment SubEnvironment Monitor Scoreboard Agent AgentConfig MonscbCon EnvintfDetails aloha top 2,maui,kawai 1,aron 1,ascb 2,master,slave master:5 aloha,ascb- red,2/blue,1 kawai,nrkaw,n aloha,ascb- red,2/blue,1 kawai,nrkaw,n aloha,ascb- red,2/blue,1 kawai,nrkaw,n	Environment SubEnvironment Monitor Scoreboard Agent AgentConfig MonsCoCon EnvIntDetails Directory aloha top 2,maui,kawai 1,amon 1,ascb 2,master,slaw master:S aloha,master,mon- aloha,ascb- red,2/blue,1 kawai,nrkaw,n 3,blub,ble House House

Figure 14. Novel Create and Stitch method for adding new agents into existing environment

The granularity level at which the work can start from can be:

- Adding single or multiple port connectivity's between monitor and scoreboard
- Adding new environment level monitor's and scoreboard's in already existing environment with updated connectivity
- Adding driver/monitor inside already existing agents and adding new agents into existing environment
- Adding an environment using create & stitch or just stitch process into an already existing environment

Sample Code Snapshots

def INC_MASTER_AGENT_SV ine INC_MASTER_AGENT_SV	<u>1</u> func <u>2</u> sup	tion void master_agent::build_phase(uvm_phase phase); er.build_phase(phase);
s master_agent extends uvm_a	igent; <u>4</u> if	(!uvm_config_db#(master_agent_config)::get(this, "*", "master_agent_config", master_agent_cfg))
unsigned master_a	igent_id; <u>5</u> beg	in ym error(get type name(), "master agent config object is not found in config dbl"):
ter_sequencer master_s	ar; 7 end	<pre>wm_error(get_type_name(), master_agent_config_object is not round in config_ab;),</pre>
ter_driver master_d	lrv; 8	
ter_monitor master_m	ion; <u>9</u> if	(master_agent_cfg.master_is_active) master_mon = master_monitor::type_id::create("master_mon",this);
component utils begin(maste	er agent) 11 if	(master agent cfg.master is active) begin
field int(master agent id,	UVM ALL ON) 12 ma	ster drv = master driver::type id::create("master drv",this);
_component_utils_end	13 ma	ster_sqr = master_sequencer::type_id::create("master_sqr",this);
lass :master_agent	<u>14</u> end	
	_ <u>15</u> endf	unction: build_phase
	10 17 func	tion void master agent::connect phase(uvm phase phase):
	18 sup	er.connect_phase(phase);
	<u>19</u> if	(master_agent_cfg.master_is_active) begin
	<u>20</u> ma	ster_drv.seq_item_port.connect(master_sqr.seq_item_export);
	21 end	unction: connect phase
	23	
	_24 `end	if // INC_MASTER_AGENT_SV
		Agent Template code
Endof TNC CENERTC ENVITE	NMENT CV	
efine INC_GENERIC_ENVIRO	NMENT_SV	
ass generic environment	extends uvm env:	
on monitor	mon mon;	
 cb_scoreboard	scb scb;	
aster agent	master agt;	
lave_agent	<pre>slave_agt[];</pre>	
eneric_environment_confi	g generic_environm	ent_cfg;
uvm component utils begi	n(generic environm	nent)
uvm field int(generic en	v id. UVM ALL ON)	

`uvm component utils e endclass: generic_environment

data;

endclocking: mon_cb

endclocking: drv_cb

enable;

data

enable

modport mon_mp(
 input driveclock, clocking mon_cb

Interface code snippet

25 endinterface: generic_interface

clocking drv_cb@(negedge driveclock)

input

input

output

output

nction void generic_environment::build_phase(uvm_phase phase)

UVM testbench and architecture

- Building Multi Agent, Multi Monitor, Multi Scoreboard based Environments
- Building Multi-Environments flow based targeting complex SOC's [System on Chip] scenarios
- Integrating Agents, Monitors, Scoreboards into already existing Environment and helps in integration between environments
- All the codes generated from this tool uses 'Natural Docs' formatting for easier documentation

Creating Single UVM Components

The moment user launches the tool, the GUI pops-up with two options, namely 1. create "Single UVM Component", 2. "Single & Multi Env VIP" as shown in Figure 1.

UVM Template Generator	↑ - □ ×
User Tips Libuvm	Build & Run
Hello vignesh! Choose What You	ı Want To Create
 Single UVM Component 	
Single & Multi Env VIP	
EXIT CODE GENERAT	TOR

Figure 1. Initial Tool Layout

Once the user clicks the single component radio

Creating Complete UVM VIP

The moment user clicks the "Single & Multi Env VIP" from the initial layout, the tool provides a couple of options as shown in the Figure 5, namely

- 1. GUI Approach
- 2. Load Spreadsheet Approach

The complete GUI based approach tool layout is shown in Figure 6.

	UVM Template G	enerator			^ -	υx
🗆 User Ti	ips Libuvm			🗆 Build	&	Run
reate Mu	lti Cluster VIP Using:					
• GUI Ap	proach					
Load S	preadsheet Approach					
RI	ETURN TO MAIN MENU	EXIT	CODE	GENERATOR		
	Figure 5. Complete UVM V	/IP Developme	ent too	ol Layout		

	UVM Template Generator		↑ - □ ×
□ User Tips	Libuvm		□ Build & Run
Enter Env Name:		top,aloha	
How Many Sub Env You Want To Create:		l,maui	
How Many Agents You Want To Create:		2,master,slave	
How Many Monitors You Want To Create:			
How Many Scoreboards You Want To Create	:		
How Many Env Interface To Create:			
Specify The Environment Directory Path:		pwd	
RETURN TO MAIN MENU EXIT CODE GENERATOR	ENV SETUP	LOAD ENV CFG	NEXT ENV CFG

Figure 6. GUI Approach tool layout with partial filled in data

As the user starts filling in the details about the environment to be created, tool intuitively brings up the required widgets to provide necessary details. For example, when the user starts filling the details about the agent, the tool provides input widgets to enter the details about driver, agent level monitor and the interface information as shown in Figure 7.

				3: er at 2-	./Uvm_Template_Gen ator_Interface_Declar ion_Sample.xlsx,Sheet 1		
			1,mon				
			1- 3:./Uvm_Template_Generator_Interface_Declaration_Sample.xlsx ,Sheet2				
			slave				
			1,blu				
			1,bla				
			3:./Uvm_Template_Generator_Interface_Declaration_Sample.xlsx				
maui	aloha					./U r_ he	Jvm_Template_Generato Env_Def_File_temp.xlsx,S eet1

Novel Stitch, Create & Stitch Feature

The art of developing a testbench doesn't happen in a single day but is a continual long-term process. For example, on day 1, the user might just need to build the environment skeleton. On day 2, the user might end up adding few other components namely agents and environment level monitors. Later the user adds the required scoreboard and connectivity. How does this tool take care of such cases? Well, the tool provides couple of novel features namely, "Stitch", "Create & Stitch" modes which helps in incremental testbench development process.

Stitch Mode: This mode comes in handy if the user has already created an environment with the tool which takes care of generating different kinds of clock sources and now the user wants to build a block level bench which is going to take care of register programming. The user needs to launch the tool, generate the required block level testbench skeleton and then, using the "Stitch mode", the user can stitch the other sub-environments into this block level environment. The user needs to enter the required number of sub-env's wanted to be stitched and add the sub-env's names appended with "___s" as shown in the Figure 13.

<pre> slave_agt = new[generic_environment_cfg.no_of_slave_agt]; for (int i = 0; i < generic_environment_cfg.no_of_slave_agt; \$sformat(agent_inst_name, "slave_agt[%0d]", i); if (generic_environment_cfg.slave_agent_cfg[i].is_active) s uvm_config_db#(int)::set(this, {agent_inst_name, "*"}, "sla end endfunction: build_phase function void generic_environment::connect_phase(uvm_phase ph if (generic_environment_cfg.scb_is_active && generic_environ master_agt.master_mon.master_abc_analysis_port.connect(scb_ end endfunction: connect_phase endif //INC_GENERIC_ENVIRONMENT_SV Environment</pre>	<pre>i++) begin lave_agt[i] = slave_agent::type_id::create(agent_inst_name, this); ve_agt_id", i); mase); ment_cfg.master_agent_cfg.master_is_active) begin scb.scb_master_abc_analysis_export); Template code</pre>
indef INC_MASTER_SCOREBOARD_SV	1 `ifndef INC_SLAVE_SCOREBOARD_SV
define INC_MASTER_SCOREBOARD_SV	2 define INC_SLAVE_SCOREBOARD_SV
<pre>lass master_scoreboard extends uvm_scoreboard; jeneric_environment_config generic_environment_cfg; jvm_analysis_export #(master_master_sequence_item_base) master_master_ab local uvm_tlm_analysis_fifo #(master_master_sequence_item_base) master_master_master_m uvm_component_utils_begin(master_scoreboard) uvm_component_utils_end idclass: master_scoreboard uunction master_scoreboard::new(string name = "master_scoreboard", uvm_component super.new(name, parent); metter_master_master_abs_master_abs_master_master_abs_master_a</pre>	<pre>4 `uvm_analysis_imp_decl(_slave_master_def_scoreboard) 5 6 class slave_scoreboard extends uvm_scoreboard; 7 generic_environment_config generic_environment_cfg; 8 uvm_analysis_imp_slave_master_def_scoreboard #(master_sequence_item_base, slave_s) 10 extern virtual function void write_slave_master_def_scoreboard(master_sequence_it 11 12 `uvm_component_utils_begin(slave_scoreboard) 13 `uvm_component_utils_end 14 endclass: slave_scoreboard</pre>
master_master_master_abc_analysis_fifo = new("master_master_master_abc_analysis ndfunction: new	<pre>16 function slave_scoreboard::new(string name = "slave_scoreboard", uvm_component par 17 super.new(name, parent); 18 slave master def analysis export = new("slave master def analysis export", this);</pre>
unction void master_scoreboard::connect_phase(uvm_phase phase);	19 endfunction: new
super.connect_pnase(pnase); master_master_master_abc_analysis_export.connect(master_master_master_abc_analy ndfunction: connect_phase	<pre>21 21 function void slave_scoreboard::write_slave_master_def_scoreboard(master_sequence_ 22 endfunction: write_slave_master_def_scoreboard 23</pre>
endif //INC_MASTER_SCOREBOARD_SV	24 `endif //INC_SLAVE_SCOREBOARD_SV
Code difference between FIFO based and Wi	rite function-based connectivity in Scoreboard
<pre>_interface generic_interface (input wire driveclock _ logic [63:0] addr [31:0] [63:0]; _ reg [31:0] data [15:0] [1023:0]; _ reg enable;</pre>	<pre>); 1_package generic_env_package; 2_import uvm_pkg::*; 3_`include "uvm_macros.svh" 4 5_import generic_seq_item_package::*; 6</pre>
CLOCKING MOD Ch(d(DOSEDDE driveclock)'	

include "master_agent_config.sv

`include "slave_monitor.sv"
`include "master_monitor.sv'

`include "slave_driver.sv" include "slave_sequencer.sv" `include "master_driver.sv" `include "master_sequencer.sv

`include "slave_agent.sv"
`include "master_agent.sv"

`include "mon_monitor.sv"
`include "scb_scoreboard.sv modport drv_mp(
 input driveclock, clocking drv_cb

include "generic_environment.s endpackage: generic_env_package Auto generated package code

Performance Evaluation

Comparison Points	Easier UVM	Open Titan	Novel GUI Based UVM
	Code	UVM	testbench Template
	Generator	Generator	Builder
License	Open source	Open source	Open source
Support GUI	No	No	Yes
Generation of UVM class code	Yes	Yes	Yes
Generation of complete UVM	No	Yes	Yes
environment			
Generation of multi-instance of	No	No	Yes
agents, monitors, environments,			
etc. for complex testbench			
Smart monitor and scoreboard	No	No	Yes
connectivity			
Incremental testbench	No	No	Yes
development			
Environment Integration	No	No	Yes
Open-source documentation	No	No	Yes
formatting			

button, tool lists out multiple objects and component options to be created namely: sequence_item, agent, environment etc. as shown in Figure 2. The user can choose whichever component or object they want and create the corresponding templates by clicking the 'Generate Code' button. Based on the component the user chooses, the tool displays required customization options.

•	UVM Template G	enerator			↑ - ¤ X
🗆 User Tips	Libuvm			- Build	& Run
 Single UVM Com 	ponent				
Enter The	Component/Object	Name Y	ou Wanted To	Create:	
Which Single Sequence Item Sequence Sequencer Driver Monitor Agent Scoreboard Environment Test Interface	Component/Object	You Wa	nted To Creat	:e:	
RETURN TO	MAIN MENU		EXIT CODE G	ENERATOR	
Figure 2. Single UVM Component Tool Layout					

Agent Configuration Window 🔨 🗕 🗠				
Enter Agent Name:	master			
Enter Required Number Of Driver~Sequencer:	Enter no. of drivers,1st driver name,,nt			
Enter Required Number Of Monitor's:				
Choose The Type Of Interface:	Click Drop-Down For Options -			
RETURN TO ENV MENU	NEXT AGENT CONFIGURATION			
Figure 7. Popped up tool window for acquiring agent details				

Once the user enters all the required information about the environment to be built, the user will click the "Env Setup" button found at the bottom of the window. By clicking that button, the tool tool generates a matrix table with all the monitors, scoreboards and provide the option for user to make the necessary connection as shown in Figure 8.

Environme	nt Setup	Window	1	- 0	×
Scoreboard Monitor		top,aloha,ascb			
top,aloha,master,ruby	1				•
top,aloha,amon	O	0			
top,aloha,master,ruby-top,aloha,ascb					
Click Drop-Down For Options 🛁					
RETURN PORT	ADD P	ORT	STORE	POR	Г
Figure 8. Monitor-Scoreboard Connectivity Matrix table					

-			
	UVM Template Generator		↑ - □
□ User Tips	Libuvm		🗆 Build & Ru
Enter Env Name:		top,reg_env	
How Many Sub Env You Want To Create:		1,clock_s	
How Many Agents You Want To Create:		1,master	
How Many Monitors You Want To Create:		1,rmon	
How Many Scoreboards You Want To Create:		1,rscb	
How Many Env Interface To Create:			
Specify The Environment Directory Path:		pwd	
RETURN TO MAIN MENU EXIT CODE GENERATOR	ENV SETUP	LOAD ENV CFG	NEXT ENV CFG

Figure 13. Novel Stitch method for adding existing environment Create & Stitch Mode: If, in the above block level environment, the user wants to add a new agent, the user can do so by launching the tool and loading the block level environment using "Load Spreadsheet" Mode. Next, the user can add the details about new agent i.e., number of agents followed by the name of agent appended with "___c", as shown in Figure 14 and then clicking the "Generate Code" button.

Summary

The UVM template generator provides the user to create any component template or the entire VIP dynamically in matter of minutes. The generator helps in standardization of code development and reusability of the code across the projects and helps in complete integration of the verification collateral. With the template generator's unique 'Create & Stitch' feature, the tool can add new components, add connection between components or append sub environment VIPs to the already existing code and help in incremental enhancement of the testbench. Hence, this tool indeed improved verification productivity and showcased its performance in complex streamlined products.