

## NRFs Identification & Signoff with GLS Validation

Rohit Kumar Sinha

Rakesh Misra, Samir Nagesh Kulkarni



**Problem Statement/Introduction** Proposed Methodology/Advantages NRF Definition Domain Description Item Why NRF NRF Bugs Accounts for 20% Area Saving Routing Congestion due to set/reset; Direct Positive impact Flip-flops without a set/reset pin resulting output/q in undetermined Design1> Design-A0 Si hangs due to scan logic in functional path Design SpyGlass Lint Rules ResetFlop-ML and UnInitializedReset-ML rules state. Flops which can't be initialized Yield impact 8% &1 man-year debug in the HDL on Area and Power with NRF effort usage. errorr Design2→ Si punit pwrgood not getting asserted due to NRF on scan\_en pathYield impact 20% 5 man-months debug effort X-Prop Validation Comprehensive x-prop verification at RTL Challenges NRF 0/1/random/no-value deposit in GLS for key NRF's undeterminism behavior control blocks such as punit, boot path (first step) causes Innvoation Innovation is to identify the critical including few functional bugs or dead-on-arrival silicon. Mainly postmultiple silicon failure VAL GLS \$deposit mechanism Final step: minimum NRFs in SOC which have been 冥 reviewed and documented in HSDs Non-resettable reaisters in the boot artitions in Intel Assertion based methodology to validate and verify Architecture Assertion methodology sertions Secondly, to valida those NRFs using dynamic simulation on the netlist small pieces of design for full functionality ℠ NRF non scan cells x-injection and observing critical DFT **Evil Validation** signals NRF Overview Implementation Details/Diagram Implementation Details/Flow Chart Early detection of functional failures due to NRFs and left shift for NRF signoff at SD 0.8 / SD 1.0 milestone (SD – Structural Design Flow) Scales up for different Intel architectures along with different technology nodes or different foundries Nullifies the probability of functional failures due to NRFs Promotes better architecture/design optimization with the use of NRFs and its integration **NRF Detection Strategy** Engineering community can ramp-up quickly Optimizes the manual efforts to signoff the NRFs and sets a standard process **Results Table** Conclusion PA-GLS Validation Coverage helps to identify critical NRF in boot partitions due to various logical addition and logic optimization Critical NRE aoff Each partitions have high number of NRFs (>5000) leading to increased validation complexity. Total number of NRFs in client SoC is ~120K. Covering all combinations on NRF through Dynamic Simulation is SoC Design1 1255318 8000 YES @ SD1.0 2 Weeks a challenge. ed of Ex oC Design2 1588147 78000 Analysis is under progress: re of the The validation of the non-resettable flops and all aspects of the verification flow enables a correct and complete integration and guarantees functionality in any SoC for 100% percent silicon success. SD1.0 X-prop enabled RTL validation uses RTL for simulations with all register elements initialized to 'X' value. Due to the way RTL construct used and coded, it is tough to create a true x-propagation behavior in RTL and PAGLS compliments x-prop feature. In the mentioned approach, we will start with all NRFs and run the simulations to see which flip-flops needs reset for correct functionality This method guarantees to generate critical list of NRFs that designers need to review and focus on those that can cause a failure in silicon, thus saving the efforts in design cycle and saving re-spins (Time & Money).

## **REFERENCES**

## References

ADL-N Power-up Sequence: ADLN-Rail\_sequencing.pptx (sharepoint.com)
Rohit Kumar Sinha(s), Late Silicon Bug – Formal comes to Rescue, Design Automation
Conference, 2020