

Accurate Charge-pump Regulator Modeling using SV EEnet


Sherry Li, Texas Instruments, Shanghai, China (sherry_li@ti.com), Tulong Yang, Texas Instruments, Dallas, USA (t-yang1@ti.com),
Ayesha Huq, Texas Instruments, Dallas, USA (a-huq1@ti.com)

MOTIVATION

- To model analog blocks with high accuracy
- To balance simulation speed and accuracy for SOC functional verification
- Extend functional coverage in top-level verification and reduce effort and time for AMS


CHARGE-PUMP REGULATOR

- Internal power supply used in boost converter products
- Consists of a current-controlled oscillator, 2x cross-coupled charge-pump, a high gain amplifier, a resistor-divider and a Power FET



MODEL VERIFICATION

- Model matches with schematic with load current steps up to 1mA, 2mA, 3mA, 4mA
- Model sim runs 10.36 seconds, 10x speed up compared to schematic




REFERENCES

- [1] Jess Chen, M.Henrie, M.F.Mar, Mladen Nizic, B.Bailey – Mixed-Signal Methodology Guide, Cadence Design Systems, CA, USA, 2012;
- [2] Cadence Rapid Adoption Kits, "Using EEnet to perform Electrical Equivalent Modeling in SystemVerilog", 28 Sep 2017
- [3] Cadence Training, "Real Modeling with SystemVerilog", 06 Aug 2016
- [4] R. Sanborn, R. Mitra, Z. Fan, "Best Practices for Verifying Mixed-Signal Systems", Cadence Application Notes, USA and Canada, 2018.
- [5] El-Ebiary, Mohamed Dessouky, and Hassan Ghitani, "Behavioral modeling of a charge pump voltage converter." in Proceedings of the 2007 IEEE International Behavioral Modeling and Simulation Workshop, 2007, pp. 84-89.

SYSTEM VERILOG EENET

- Built-in SV nettype supported by Cadence with 3 fields, V, I and R
- Include analog impedance-based interactions




Output Evaluation:
 $\Sigma I = 2mA + 0mA + 1mA = 3mA$
 $\Sigma G = 1m + 0.25m + 0 = 1.25m$
 $V_{out} = \Sigma I / \Sigma G = 3m / 1.25m = 2.4V$
 $R_{out} = 1 / \Sigma G = 800 \Omega$
Resulting EEnet value: {2.4, 0, 800}


MODELING

CHARGE-PUMP MODEL


- Two-phase switch capacitor circuits



Switch Model




Cpump Model




NMOS FET MODEL

- Nonlinear function of gate voltage
- Composes of a dependent current source and an internal resistor in parallel.



OSCILLATOR MODEL

- RC delay circuit and 3 inverter buffers
- Oscillator frequency is proportional to its controlled bias voltage



ACKNOWLEDGEMENT

Highly appreciate Ayesha Huq for her fully guidance and support.

Many Thanks to Tulong Yang for his great help and suggestions.