Modeling Analog Devices using SV-RNM

Mariam Maurice

Siemens EDA, Cairo-Egypt, Mariam_Maurice@mentor.com

I. INTRODUCTION

Nowadays, both analog and digital system blocks are located on the same chip. Most digital design engineers want to verify digital modeled blocks along with analog models for ensuring the functionality of both systems together. The most familiar language for digital design engineers to model analog blocks in the digital environment is SystemVerilog-Real Number Modeling (SV-RNM). RNM uses real number values to model the voltage and the current behaviors of the analog parts. This paper illustrates important definitions in RNM, like user-defined resolved nets, boundary elements, and interconnects. This paper also describes how analog devices such as DACs, ADCs, LDOs, Filters, and Image Sensors can be modeled with these definitions. Debugging and visualization of RNM constructs are important during the integration of a complete analog device and during connecting an analog device modeled with the SV-RNM language to a digital one.

DEFINITIONS AND RNM DEBUGGING

A. User-Defined Net-types and Resolved Nets

II.

The usage of User-Defined Nets (UDN) increased because they can hold more than one value. As mentioned in [1], digital design engineers use UDN to hold the values of voltage, current, and resistance in only one net. This paper demonstrates a new modification to the UDN in [1], which also supports the capacitance value. So now the User-Defined Type (UDT) structure consists of five real data types (V, V_prev, I, C, R) and the UDN holds five values. Digital design engineers modify the UDN to be resolved by summation or averaging functions, which are very simple functions. But the idea of this part is to highlight that the resolved nets can have new technical improvements to achieve better functionality for the resolved nets. The example shown in Fig. 1, illustrates that these nets will be resolved by an impedance voltage division. The User-Defined Resolution (UDR) function takes any UDT input connected to the User-Defined Resolved Net (UDRN) from the values of voltages, capacitances, and resistances. And then it presents the value resolved after considering the effect of impedance between the driven input voltage and the output that the user is waiting to see its resolved value. The output voltage and the current are resolved by the equations in (1).



$$V = \frac{1}{A+B+C+D} * \left((B+D) * vin - (D) * vin_{prev} + (C+D) * vout_{prev} \right)$$

$$I = \frac{A+C}{A+B+C+D} \left((B+D) * vin - (D) * vin_{prev} + (C+D) * vout_{prev} \right) - C * vout_{prev}$$

$$where A = \frac{1}{R_{Load}}, \quad B = \frac{1}{R_{src}}, \quad C = \frac{C_{Load}}{dt}, \quad D = \frac{C_{src}}{dt}$$
(1)

This resolved net can model a Low Pass (LP) filtering effect, a High Pass (HP) filtering effect, a resistance-voltage divider effect, a capacitance-voltage divider effect, a resistance-voltage effect. Table I. shows which capacitor and resistor need to be set for reaching the desired effect. Fig. 2 shows the effect of low and high filtering using this resolved net. Also, it can model the effect of loading at any node. It can model the load effect of wires connected between sub-blocks of an analog system where the short wire can be modeled as a small capacitance equivalent to effect '5' in Table I. and the load effects at I/O port pins of an analog system such as ADC/DAC and LDO analog devices as these ports will be connected to other devices.

	THE COMPONENTS OF THE RESOLVED NET THAT NEED TO BE SET										
	Effect	R _{Load}	R _{src}	C_{Load}	C _{src}						
1	High Pass (HP)	Desired Value	≈ ∞	≈ 0	Desired Value						
2	Low Pass (LP)	≈ ∞	Desired Value	Desired Value	≈ 0						
3	Capacitive	≈ ∞	≈ ∞	Desired Value	Desired Value						
	voltage division										
4	Resistive	Desired Value	Desired Value	≈ 0	≈ 0						
	voltage division										
5	Capacitive	≈ ∞	≈ 0	Desired Value	≈ 0						
6	Resistive	Desired Value	≈ 0	≈ 0	≈ 0						





Figure 2. HP & LP filtering effect using resolved Net.

B. Debugging User-defined Net-types and Resolved Nets

It's important in the resolved nets to understand the functionality of the resolution function, and this is done when the debugging tools can distinguish between UDN and UDRN. Debugging tools should declare the resolution function as a variable of the UDRN that will help in debugging the functional correctness of the resolution function as illustrated in Fig. 3, the UDRN has a resolution function while a UDN does not so debugging begins with tracking and understanding the functionality of this variable which is the resolution function.

s the functionality	or uns variable wine	in is the resolution runetic
	EE_net	@UDN@0
- V	real	0.851356->0.864869
V prev	real	0.836492->0.851356
-1	real	1.48644e-05->1.35131e-05
R	real	10000
C	real	1e-12
	EE net reslv	@UDRN@0
- V	real	0.851235->0.864747
V prev	real	0.836373->0.851235
-1	real	1.48617e-05->1.35118e-05
R	real	10000
- C	real	9.99001e-11
EF func resly	Resolution-function	

Figure 3. Difference between UDN & UDRN.

The debug tool needs to have a strong builder expression that can construct complex functions equivalent to the functionality of the resolution function because this helps in comparing the outputs from the resolution functions to those generated from the builder expression. These expressions generated from the builder expression can be saved in do files (files to save the executed commands, so expressions are saved in the form of executed commands rather than being rebuilt again) and then the parameters of the generated expressions can be easily changed according to the resolved net parameters. Every input signal will be affected by the generated expressions without having to create modules with the same functionality of the resolution function and without having to change the parameters of the modules. The example in Fig. 4, shows the LP filtering effect values generated from the resolved net (UDRN) are compared with the LP filtering effect values created from the builder expression (Fx) and if the numbers are approximately equal that means the values generated from UDRN are correct as illustrated in the red box during charging time (~0.95) and in the blue box during discharging time (~0.02). Building expressions on real data is not something easy at all, it needs a strong debug tool that can create such complex expressions.



Figure 4. Values of LP filtering effect from UDRN and created expression.

C. Boundary Elements

Most analog system blocks like serial links, image sensors, ADC & DAC can contain digital sub-blocks within the analog system itself such as encoders/decoders, serializers/de-serializers, latches & registers. In a digital environment, data that goes from an analog island (real variable) to a digital island (logic variable) must have some sort of an element to be inserted to convert between them. The element responsible for converting real var to logic var or vise-versa can be called Boundary Element (BE) or Adapter or Connect Modules. The net that shows the inserted BE is called MaSter-Net (MS-Net) because this net connects different data types (real & logic). The BEs are also used to convert power supplies in Analog Mixed Signals (AMS) systems. HDL models the high-supply digital logic with a '1' and low-supply digital logic with a '0'. In any IC design, the power supply is always real data so the easiest way to convert it to logic is to insert a BE that can convert a high-supply analog value to logic '1' and a lowsupply analog value to logic '0'. In the past, HDL designers used to write Verilog code responsible for converting from Real to Logic (R2L) or from Logic to Real (L2R). But now most simulators support the automatic insertion of BEs by providing the MS-Net hierarchical path. The inserted BE can be defined as a 1-bit ADC (in the case of R2L) or as a 1-bit DAC (in the case of L2R) and it is expected in the future that EDA tools will insert n-bit ADC/DAC automatically. Inserting n-bit ADC/DAC automatically can eliminate modeling analog sub-blocks of ADC and DAC with specific topologies in the digital environment especially if the user is not interested in modeling undesirable effects of ADC/DACs and just wants to ensure the functionality of the system. The n-bit generic ADC/DAC, generic meaning without a specific topology to ADC/DACs, can be supported by the following functionality in (2). The SystemVerilog code that supports an n-bit ADC/DAC is shown in Table II.

$$For n - bit ADC: L(output_{logic}) = \frac{R(lnput_{real})}{delta}, For n - bit DAC: L(output_{logic}) = R(input_{real}) * delta$$

$$where L: Logic, R: Real, delta = \frac{v_{sup}}{2^n}, v_{sup}: supply value, 2^n: number levels of conversion, n: define resolution$$

$$(2)$$

SYSTEM VERILOG CODE FOR N-BIT GENERIC ADC/DAC							
n-bit ADC.sv	n-bit DAC.sv						
// n to befine resolution (accuray)	// n to befine resolution (accuray)						
// number of levels = 2^{**n}	// number of levels = 2^{**n}						
<pre>// delta = (high supply voltage) / (number of levels)</pre>	<pre>// delta = (high supply voltage) / (number of levels)</pre>						
101010)							
module R2L #(parameter $n = 3$)	module L2R #(parameter $n = 3$)						
(input real R, output wire [0:(n-1)] L);	(input wire [0:(n-1)] L, output real R);						
parameter real vsup = 2.5.	parameter real vsup = 2.5.						
parameter real vsup $= 2.3$, parameter real vsup $= 0$:	parameter real vsup $=2.5$, parameter real vsup $=0$:						
parameter real nlevels = 2^{**n} ;	parameter real nlevels = 2^{**n} ;						
parameter real delta = vsup / nlevels;	parameter real delta = vsup / nlevels;						
rag [0:n 1] P. convi	real L conve						
leg [0:11-1] K_conv;	Tear L_conv,						
always @ (R) begin	always @ (L) begin						
if $(R \ge vsup)$	if (L == '1)						
$R_conv = '1;$	$L_{conv} = vsup;$						
else if ($\mathbf{R} == vsuplow$)	else if $(L == 0)$						
$R_{conv} = 0;$ else if ((vsuplow < P) & & (P < vsup))	$L_{conv} = vsuplow;$						
R = R / delta	L conv = L * delta:						
else	else						
$R_conv = 'X;$	L_conv = `wrealXState;						
end	end						
assign $L = R$ conv.	assign $\mathbf{R} = \mathbf{L}$ conv.						
endmodule	endmodule						

TABLE II SYSTEM VERILOG CODE FOR N-BIT GENERIC ADC/DAC

D. Debugging Boundary elements (BEs)

The first thought while debugging BEs is about finding the desired BE to be debugged, so the tool should define it as a separate instance. This helps to know how many BEs are inserted, what type of the BE is inserted (R2L, L2R), and where they are inserted. When the BE is defined as a separate unique instance, the search can start to find it as a statement type as shown in Fig. 5.

Search Design									+ ≥ 2
Module O Scop	e All 🔹 🖬 🛇 🖬	Object Ty	pes	Filter:					• 🔎 🐇
Name	🛆 Module Nam	Туре	Line	Count	Descriptior	Scope	File		
- L2R_inst_13 - L2R_inst_14 - R2L_inst_0 - R2L_inst_1 - R2L_inst_10 - R2L_inst_11	top_lr top_lr top_param top_param top_rl	Instance Instance Instance Instance Instance	33 33 78 78 94	1 1 1 1 1	L2R L2R R2L R2L R2L R2L	top_lr top_lr top_param top_param top_rl	BE_auto BE_auto BE_auto BE_auto BE_auto	LR.sv LR.sv param param RL.sv	_RL.s' _RL.s' ×
R2L_inst_12 R2L_inst_2 R2L_inst_3 R2L_inst_4 R2L_inst_4 R2L_inst_6 R2L_inst_6 R2L_inst_7 R2L_inst_8 R2L_inst_9	Variable Tyr All Alias Block Class D	pe None efinition		Statemer All Instar Loop	nt Type None nce (BE) nce (PA)	Inferr	red Type All CB SM op atch	None	
					[ОК	Cancel	Apply	/

Figure 5. Searching for an instance BE.

After selecting the desired BE that needs to be debugged, the BE parameters must be well understood because the designer can change the default values of the BE inserted through configurable files and these values will be propagated through all the design. Table III. may simplify the BE parameters whose values need careful debugging.

BE PARAMETERS								
Name	Description							
Supply value (vsup)	The greatest supply value							
Threshold high value (vthi)	From this value 'vthi' up to 'vsup' consider high							
X delay (txdel)	The values between vthi to vtlo consider don't know "x". It can also be delayed by a value of time secs.							
Threshold low value (vtlo)	From this value 'vtlo' down to 'vsuplow' consider low							
Supply Low value (vsuplow)	The lowest supply value							

It is easy to visualize the highest and the lowest values but the values between need smart schematic tools to simply give hints when the 'x' happens. And then change the time and trace when the BE output becomes 'x' as shown in Fig. 6.

V Trace X on var top_param.R2L_inst_5.L at time 1										
Signal	Tin	ne Remark	Fil	\bullet \triangle	Line					
top_param.R2L_inst_5.L	1	Not an X	i	nm.sv	118					
<pre>\$*Schematic : top_param.R2L_inst_5</pre>					+ ≥ 2 :					
│ ← ~ → ~ 🔒 🖹 🌮 │ ≒ ↑ ↓ 👂 🗛 쬂 🇮 🗉	± ∓ ●	💰 [🚉 🕀 🗨 🏹	Mnem	• F0 •	e e [
DTI			ेरे र र 🤰	2)	÷					
			č	hange tim	e to 2ns					
	2e-09 onv x	x R_conv		0 0	⊃L					
Trace X on var top_param.F	R2L_in	st_5.L at tin	ne 2							
Signal	Time	Remark	Fi	\bullet Δ	Line					
top param.R2L inst 5.L	2	Finished Tra	acing	m.sv	118					

Figure 6. Schematic guiding tools to trace 'x'.

Adding the inserted BE input and output to a window that can show its changes over time will be very helpful. Since for any R2L instance there are a lot of real values changed to logic '1', some can be changed to logic '0' and some can be changed to 'x'. These windows can be a wave window or a smart window for debugging event-driven orders. In the example shown in Fig. 7, from the event order window, R (real) will be changed to '1' at 4.837 ns until the next event which is 7.667 ns where R will be changed to '0' that means R equals '1' from time 4.837 ns to time 7.667 ns or can be understood that R is converted at time 4.667 ns to logic '1' and to logic '0' at time 7.667 ns. R changed to '2.5' at time 4.837 ns, and a delta '3' in the red box means that R is the third signal to be changed in the database file at time 4.837 ns. R (real) converted to L =1 (logic) at time 4.837 ns, and delta '5' in the green box which means that L is the fifth signal to be changed in the database file at time 4.837 ns.

	Event Order0				H	- ≥ Z ×	
	C ¹ 4.837 ‡ C ²	7.667	🗧 Begi	n:0	End: 1000	•	
	Time(1ns)	Delta		R		L	
	0.000	0		-		X	
	0.000	_1		-		0	
	4.837	3		2.5		-	
	4.837	5		-		1	
	7.667	3		0		-	
	7.667	5		-		0	
	17.337	3		2.5		-	
	17.337	5		-		1	
🗙 🕻 🚯 🕖 🔍 🕀 🔍 🔛 🚺) ੇ `ਦ ਤਾ `ਦ ਤਾ ਯ	• 🛃 🔁	4.837	C ² 7.667	Diff 2.83	1ns	▼ Freq 353.357 MHz ▼
💠 🛛 Signal Na	ame	Va	alues C1	Values C2	0	1	10 20
📲 tb_DUT.DUT1.ADC2	.R2L_inst_3	2.R	2.5	0	0 2.	5	0 [2.5]
🕒 tb_DUT.DUT1.ADC2	.R2L_inst_3	2.L	1	0			

Figure 7. The event order for a 'real' variable.

E. Interconnects

Some devices are structurally wire-based or the extracted netlist connections of a device can be wire-based which means that the wire type will be used to connect the sub-blocks of that system. If the system has analog (real) ports and the connection between its sub-blocks of wire net type, then there will be incompatibility errors during the simulation process as the real data type is connected directly with the wire net type. One can think that the solution is to insert two BEs, one R2L and one L2R, so that the wire is between the two inserted BEs (real --- R2L --- wire --- L2R --- real). This solution will result in a huge information loss and the real data will not be received as the desired value. Only two real values for the highest and lowest data will be received. Another solution to be considered is including n-bit ADC and n-bit DAC. Also, this solution will have information loss according to the number of levels of conversion. It is a hard solution if the tool does not support the automatic insertion of n-bit ADC/DAC and will also change the design hierarchy. The Best solution is to convert these wires to interconnect. From [2], since the interconnect is a type-less net and it can hold any value according to the type of data connected to it. Therefore, the best solution is to convert these wires that connect a real data type into interconnect as shown in Fig. 8.



Figure 8. Wire to interconnect.

F. Debugging Interconnects

The tool must differentiate between interconnects implicitly defined by the tool and those explicitly defined by the user because those implicitly defined by the tool convert the wire to interconnect as these wires are connected to real port data. Fig. 9 shows that the interconnect is implicitly defined in the Variables window as interconnect while the designer defined it in the Source window as wire. The debugger here can understand that the tool changes the wire to interconnect.

61 interconnect w unresly; Show All Star Litter	
62 interconnect w_reslv; Name Type Value	
@w_reslv(i	eslv(interconnect::EE_struct)@0
63 interconnect w_real;	lv(interconnect::EE_struct)@0
0.4->0.5	
Explicit Interconnects	
🗈 implicit_interconnect.sv - top 🕂 🛪 💙 Variables - top_ii	
61 wire w_unreslv;	
62 wire w_reslv; Name Type Value	
@w_reslv(int∈ w unreslv interconnect(EE struct) @w unresl	slv(interconnect::EE struct)@0
63 (wire) w_real;	(interconnect::EE_struct)@0
0.4->0.5 [w_real Cinterconnect(wreal) 0.4->0.5	

Figure 9. Implicit Interconnects.

Since the interconnects can connect any type of data whether it is user-defined or not, the tool should highlight the data type driven by the interconnect. The red box in Fig.9, shows the data type that will be driven by the interconnect between brackets '()'. As shown in Fig.9, that one interconnect will drive a real data type and the other will drive 'EE_struct' which is likely to be a UDT. Select 'w_reslv(EE_struct)' as shown in Fig. 10, to show its drivers. There is an active driver, the status of Active is "Y", then show the variables of this driver. You can also show the receivers of this driver, and then notice that this interconnect connects UDRN because the datatype of the port has a resolution function.



III. DUT (DEVICE UNDER TEST)

The purpose of this section is to show that there are a lot of analog devices that can be modeled with all the definitions defined in the previous sections from UDNs, BEs, and interconnects. These devices can be generators, ADCs, DACs, LDOs, Image Sensors, and Filters.

A. Generators

The function generator is used to generate electrical waves such as sine, square, sawtooth, and triangular waves. These waves can be modeled according to (3). Any of these waves will be connected to another analog block, for that reason considering its loading effect could be important. From Fig. 11, the waveform can provide information about frequency, max/min amplitude, and the offset of the wave. The random Generator can be useful for modeling the noise input wave or adding an amount of noise to the input wave.

Ƴ C! 0 ;	C ² 25	Ciff 25 1ns	 Freq40.000 	MHz 🗸	¥ C (s) 🕕 🕀 🕀 🔾 🚺	. 🖌 🕅 🧏 🛨	*ર⊁્ ચ	16.56	C ² 44.094	4 🗘 🎽
Signal Name	Values C1	Values C2	0		†	Signal Name	Values C1	Values C2	0		50
sine	2.9 0 -2.1	2.9 0.4 -2.1	Offset = 0.4	\bigcirc	sine_	_wave.sine_out	<mark>2.9</mark> -1.73078	<mark>2.9</mark> -2.09066	\bigcirc	-	
square	1.2 0 -1.2	1.2 1.2 -1.2	Bi-Polar square wave		 		-2.1 0.497341	-2.1 0.497341		MAA	.//
sawtooth	1.2	1.2 1.2	Max-amp. = 1.2			LA NOISE	<u>-0,496427</u>	-0.496427	n An An	WYT	-∕¶ \
triangular	-1.2 1.4 0 -2.2	<u>-1.2</u> 1.4 -0.4 -2.2	Offset = -0.4		∱ ≿s:	ine_plus_noise	3.38565 -1.58996 -2.57128	3.38565 -2.32944 -2.57128		w h	کس مر

Figure 11. Waves and getting info from their waveforms.

$$sine_{wave} = offset + ampl * \$sin(2 * pi * freq * \$time * unit_{time})$$

$$square_{wave} = offset + ampl * (sgn(\$sin(2 * pi * \$time * unit_{time})))$$

$$sawtooth_{wave} = offset + ((2 * ampl)/pi) * \$atan (1/\$tan(pi * freq * \$time * unit_{time}))$$

$$triangular_{wave} = offset + ((2 * ampl)/pi) * \$asin (1/\$sin(pi * freq * \$time * unit_{time}))$$

B. ADCs/DACs

The DUT shown in Fig. 12, has the following devices: two Generators, two ADCs of 4-bit FLASH_ADC topology in [3], Logical Unit (LU), Arithmetic Unit (AU), one DAC of 4-bit R_STRING DAC topology in [4], and 4-bit generic DAC which is explained in part [II.C]. The inputs (wave1 and wave2) to the ADC (Analog to Digital Converter) can be real sine, triangular, sawtooth, square, or random voltage wave which is explained in part [II.A].



Figure 12. Analog-Mixed Signal DUT.

Wave1 and wave2 are driven by resolved net-types to model the load effect at the analog part, and this loading can reduce the value of the analog voltage that will be driven by the ADC. The reduction in these values can cause the ADC to convert an undesired analog voltage to digital. The system engineers can then re-design or re-model the loading effect from the generator part or the ADC part. Fig. 13 shows the structure of the FLASH_ADC. Inside the FLASH_ADC there are BEs inserted of R2L type, to convert the real output voltage value of the comparator to the digital input logic value of the encoder. The ADC sub-blocks are structurally wire-based connections, so a conversion from wire to interconnect is needed to receive the desired real data between the sub-blocks. The outputs of the two ADCs will go through the Logical Unit (LU) and the Arithmetic Unit (AU) which are purely digital devices.



Then, the LU output will go through the R_STRING_DAC and the DAC's output is a resolved net. Fig. 14 shows the structure of R_STRING_DAC. Inside the DAC there are BEs inserted of L2R type. The DAC sub-blocks are structurally wire-based connections, so a conversion from wire to interconnect is required. The AU output will go through the n-bit generic DAC which is explained in part [II.C] and its output is also resolved net.





Table IV. has the SystemVerilog code for FLASH_ADC sub-blocks, to explain the functionality of each subblock and how to think about creating its behavioral model.



To check whether this loading effect is desirable or not, the designer can use a builder expression or a calculator to take the effect of the quantization noise on the net that will be affected by the load. Taking the worst quantization noise on this net will show how much the voltage on this net should be lowered or increased. In Fig. 15, the expression 'Output_Checked' means if this check gives a value of zero, all the values in the red box must be redesigned.

Signal Name	Values C1		2	3 4	5
<pre>tb_DUT.DUT1.out_A1.V</pre>	1.00344	0.1*0.2*0.4*0.5*0.7*0.8*	1.0* 1.1* 1.29* 1.43* 1.57	1.720*1.863*2.00688	2.15023 2.29358
tb_DUT.DUT1.out_A1.R	0.917431		0.91	7431	
	2.5				
I VREF	2.5				
	2.5				
<pre>fcoutput_without_effect_of_load</pre>	1.09375	0.1*)0.3*)0.4*)0.6*)0.7*)0.9*	1.0*[1.25]1.40*[1.56*]1.71	*[1.875]2.031*[2.1875]	2.34375 2.5
∱ ¢Delta	0.15625		0.15	625	
🎉 Quantization_Noise	0.078125		0.07	3125	
∱worst_Output_should_be	1.01562	0.0*]0.2*[0.3*]0.5*]0.7*]0.8*	1.0*[1.1*]1.32*[1.48*]1.64	*1.796*1.953*2.10937	2.26563 2.42188
∱ 0utput_checked	0	1		0	

Figure 15. Build an expression to ensure the modeling effect is correct or not.

Therefore, there is something to change in modeling the loading effect of this net. For correction there are two ways, change the load effect of the DAC or change the load effect that will be connected to the DAC. Changing the DAC load means more complexity for the buffer sub-block specification of the DAC. Changing the load effect of the device to be connected to the DAC, means more complexity of the specifications of the connected device. After changing the load effect of the connected device to DUT. The 'Output_Checked' value is now all '1' values as shown in Fig. 16.

Signal Name	Values C1	0 1	2	3 4		5
tb_DUT.DUT1.out_A1.V	1.08399	0.1*0.3*0.4*0.6*0.7*0.9*	1.0*1.2*1.39*1.54*1.70	0*1.858*2.013*2.16799	2.32284	2.4777
tb_DUT.DUT1.out_A1.R	0.99108		0.99	9108		
	2.5					
I VREF	2.5					
	2.5					
	1.09375	0.1*)0.3*]0.4*)0.6*[0.7*)0.9*	1.0*(1.251.40*(1.56*)1.71	* 1.875 2.031* 2.1875	2.34375	2.5
😥 😥 🎾 🎾 🏂 🏂	0.15625		0.1	5625		
🏂 🕺 🎉 🕺 🎉 🕺 🎉 🕺 🎉 🎉 🕺	0.078125		0.07	8125		
<pre></pre>	1.01563	0.0*)0.2*]0.3*)0.5*[0.7*]0.8*	1.0*[1.1*]1.32*]1.48*]1.64	* 1.796* 1.953* 2.10938	2.26563	2.42188
<u>k</u> Output_checked	1			1		

Figure 16. After changing the load effect.

C. LDOs

The concept of LDO (Low Drop-Out voltage) can be simply modeled as a resistive voltage divider. Since there is only one supply battery in any IP, the LDO model will be designed to reduce the value of the supply battery to the required supply voltage for each analog system. Also, it can be modeled with UDRN which is explained in part [II.A]. Fig. 17 shows that the supply voltage battery is decreased to two values: '1.8' and '1.2'.



Figure 17. LDO.

D. Image Sensors

A digital image sensor circuit can be simply modeled as a PhotoDiode (PD) followed by an ADC that will convert the PD's analog output into a digital output. The PD can be modeled as a current source with approximate infinity resistance (rsh) and a small capacitor due to the effect of the materials (cs). The PD will be connected to a trans-impedance amplifier that converts its current output into voltage. The trans-impedance amplifier has an impedance effect of a capacitance parallel to a resistance (cf//rf). Fig. 18 shows the PD output when the input to PD is a pulse wave.



Figure 18. Photodiode and its SystemVerilog code.

IV. Conclusion

Many analog devices can be modeled using the SV-RNM language. In the future much of the technical thinking will be towards modeling analog complex devices in the digital environment and will be supported by the EDA tools to enable simulation, debugging, and verification of such complex devices. Future work will be on how to verify these devices with UVM-based verification, assertions, and functional coverage.

REFERENCES

- John Brennan, Thomas Ziller, Kawe Fotouhi, Ahmed Osman, "The How To's of Advanced Mixed-Signal Verification", pp. 34-38, 2015.
 Stuart Sutherland, and Tom Fitzpatrick, "Keeping Up with Chip the Proposed SystemVerilog 2012 StandardMakes Verifying Everinceasing Design Complexity More Efficient", pp. 5, February 28 March 1, 2012
- [3] K.Sai Kumar, K.Lokesh Krishna, K. Sampath Raghavendra, K.Harish, "A High Speed Flash Analog to Digital Converter", pp.2, 2018.
 [4] Jørgen Andreas Michaelsen, "Digital to Analog Converters", pp. 9, spring 2013