

Model-Based Approach for Developing Optimal HW/SW Architectures for Al systems

Petri Solanti, Siemens EDA

Russell Klein, Siemens EDA


SIEMENS



Artificial Intelligence in System Context


One system can have multiple AI algorithms

- Dedicated algorithms for different purposes
- Nested algorithms to provide complex functions, e.g.,
 - Filtering and FFT
 - Object recognition
 - Sensor fusion





Deploying Inferencing Systems, where and how







System Architecture Considerations

AI algorithms can be implemented in many different ways:

- Pure software implementation
 - Very flexible and easy to update
 - Performance and timing issues in timing critical applications
- Software with generic hardware accelerator (GPU, NPU)
 - Relies on standard HW
 - Limited flexibility
 - Power consumption and timing issues
- Software with bespoke hardware accelerator
 - Requires development of custom HW
 - Low power and predictable timing






Centralized or Distributed Computation

Centralized computation

- Uncompressed data through network
- High computational load on HPC
- Flexible
- High power consumption


Distributed computation

- Pre-processing data in its' origin
- Load shared across multiple components
- Data amount reduced by pre-processing and compression
- Low power consumption through dedicated HW















Model-Based Architecture Exploration



Model-Based Architecture Exploration

Model-Based Systems Engineering (MBSE)

- Formalized application of modeling to support system design
- Covers design, analysis, verification and validation activities throughout development
- MBSE enables abstract level system architecture exploration
- Functional analysis
- Mapping functions to architectural elements
- Architecture performance analysis
- Subsystem transitioning of system components
- Several formalized approaches available






ARCADIA Methodology

Tooled method to define, analyze, design & verify system, SW and HW architectures


- Operational Analysis
 - What the users of the system need to accomplish
- System Analysis
 - What the system has to accomplish for the user
- Logical Architecture
 - How the system will work to fulfill expectations
- Physical Architecture
 - How the system will be developed and built








Top-Level System Exploration








Subsystem Transition and Decomposition








Subsystem Architecture Exploration








Analyzing Performance Simulation Results







Analyzing Performance Simulation Results contd








Final Subsystem Architecture

Logical architecture is updated based on the simulation results and transitioned to Physical Architecture









Model-Based Design Process




HW/SW Co-Architecting

Iterative multi-abstraction level process


- 1. Individual pieces of algorithm developed separately
- 2. Complete functional model in C/C++
- 3. Architecture exploration
- 4. Partitioned HW/SW model
- 5. Virtual Hardware model with custom accelerators
- 6. Partitioning optimization
- 7. High-Level Synthesis of custom accelerators

Continuous verification throughout the process













Optimize Neural Network

TensorFlow

Neural Network Architecture

- In the datacenter, size and speed are secondary considerations
- On the edge we need to be fast and compact
 - Fewer layers
 - Fewer channels

Original MNIST network

MAC operations: Number of parameters: Minimum data transfer:


Optimized MNIST network

2357000	MAC operations:	235400
1966030	Number of parameters:	39690
1971244 words	Minimum data transfer:	42464 words





Create an equivalent C++ model




- To use co-architecting flow we need to convert the algorithm to C++
- Only include programmability in the C++ for parameters you will vary





Create System (Functional) Architecture




System Architecture

- Specifies different functions and their dependencies
- Levels of details depends on the system hierarchy level
- Relevant parameters attached to functions as properties
- Functional breakdown needed, when moving down in subsystem hierarchy






Functional Breakdown and Parameterization







Create Initial Logical Architecture




- Initial system architecture
- Group system functions into logical components based on
 - Performance metrics (MAC operations, profiling data, etc.)
 - Data sizes of the function exchanges
- Allocate function exchanges to component exchanges





Explore Different Architecture Options




- Create initial performance analysis model based on the logical architecture
- Explore different allocations
 - Multi-core
 - Multi-cluster
 - Architectures with hardware accelerators
 - Multi-chip
 - Multiboard
 - ...






Runtime and Data Communication Analysis







Quantize HW Functions & Update Logical Arch.



- Update logical architecture based on performance results
- Quantize functions that are allocated to hardware accelerators
- Functional verification of quantized functions






Quantization of HW Functions

- Optimizing hardware word lengths to minimize HW area
 - Ideally every variable individually
- Fixed-point data types ideal
 - ac_fixed
 - sc_(u)fixed




- Value Range Analysis -based (simulation based)
- Static Analysis
- Brute force



Any size you want








- Assisted transition of model
- Non-functional components added manually
 - Memories
 - Interconnects
 - Peripherals






Create Virtual Platform from Physical Architecture



- Create SystemC model of hardware platform
- SW functions mapped to processors
- Initial drivers








Subsystem Physical Architecture Model





Creating Custom Virtual Component








Optimize accelerator model for HLS

- Some code restructuring may be needed for optimal synthesis results
 - Block-level architecture
 - Loop order
 - Internal storages
 - Reusable functions
- Code modifications may influence algorithm accuracy
 - Continuous verification required






Update Virtual Platform with detailed Accelerator



- No need to change platform architecture
- Bit-accurate function of accelerator
- Final platform for SW development












Hardware Implementation









Validation and Verification of HW/SW AI System




Validation vs. Verification

- Validation == Are we doing the right thing?
 - Performed during design phase of the project
 - Comparing the model to higher abstraction level or requirement
 - Usually simulation between consecutive design steps
- Verification == Did we implement it correctly?
 - Performed during implementation/integration phase of the project
 - Implementation vs. requirements at the same level
 - Implementation vs. model at the same level
 - Test coverage, corner cases, etc.
 - Simulations, formal analysis, emulation, prototyping





Validation and Verification








Multi-Abstraction-Level Verification Challenges

- Requirements driven verification with
 - Parameterizable requirements
 - Verification requirements
 - Requirement refinement
 - Hierarchical requirements
- Continuous verification and requirements tracing
 - Multi-layer verification concept








Verification Process in Model-Based Design

- Requirements driven process:
 - Verification requirement defines test event
 - Test procedure
 - Test activity
 - Test configuration
 - Refined and hierarchical requirements need their own test events
- Verification Capture Point (VCP)
 - Bundles all test events related to one test requirement together
 - Contains test events in different design phases and abstraction levels






Verification Capture Point














Validating Python to C++ Translation Consistency




Python to C++

- Import a C++ node into Python and compare the outputs
- Start with one node
- Then one layer
- Then the whole network
- Should match Python results except for bottom 2 or 3 bits
- Variance results from order of operations








Neural Network Architecture

- Functional validation in Tensorflow
 - Possibly modify the network architecture for better PPA
- Verification of quantized and architected C++ code
 - Ensure that implementation meets requirements
 - In C++ domain with translated testbench
 - Coverage analysis needed to ensure test quality


























Verification – Before HLS

C++ Architected CNN



Static Design Checks

Static code analysis and synthesis checks. Find coding errors and problem constructs

Coverage Analysis


Determine completeness of test cases. Statement, branch and expression coverage as well as covergroups, coverpoints, bins and crosses





C++ to RTL consistency

C++ Architected CNN



Formal

Using formal techniques, prove as much equivalency as possible

UVM

Architected C++ is used as a predictor for RTL verification

RTL Coverage

Determine remaining verification effectiveness through RTL coverage metrics








Page 49

Block Level Verification




- Re-use C++ or employ new System Verilog testbench
- Prove correctness
 - Cover corner and exception conditions
- Repeat for each accelerator






Block Level Verification - HLS Flow Tools







Sub-System Verification




- Prove the correctness of a collection of accelerator
- Exercise larger functions
 - In this case inference
 - Low level coverage is not important here
- Run times could be impractical for logic simulation
 - May require acceleration (emulation | FPGA prototype)





System Verification




- Includes processors, software, interconnect
 - Exercises HW and SW interfaces
- Execute typical and exceptional use cases
- Testbench drives I/O, clock, and reset
 - Software and processor orchestrate operation (as in final system)
- Likely to require FPGA prototype





Debugging – When Things Go Wrong



- Log all intermediate values to memory or log file
 - This includes output from each layer
- Have scripts that can compare intermediate values from different model representations
 - This identifies the first point of divergence between models
 - Immediately find layer and node where problem resides
- Intermediate values from the Python can be recorded to a file for comparison





Page 5

Questions?







Model-Based Approach for Developing Optimal HW/SW Architectures for AI systems Petri Solanti, petri.solanti@siemens.com Russell Klein, russell.klein@siemens.com

