DESIGN AND VERIFICATION TH CONFERENCE AND EXHIBITION YEAR ANNIVERSARY Migrating from UVM to UVM-MS

Accellera UVM-AMS Working Group

Tim Pylant, Cadence Design Systems, UVM-AMS WG Vice-Chair



UVM-AMS WG Member Companies

- Renesas
- Cadence
- Siemens EDA
- Qualcomm
- NXP
- Synopsys
- Texas Instruments





Why UVM-AMS

- Same reason as UVM explosion of verification needs
 - Verifying analog functionality/connectivity under large set of digital configurations
 - Digital control system transitions interacting with analog functions
 - Dynamic control between analog & digital circuits under wide range of conditions
 - Finding problems with A/D interaction in unexpected corner cases
- Standard methodology
 - Plug & play reuse of existing UVM components
 - Rich debug and messaging scheme integrated with simulator





What Are We Trying to Do?

- Define a way to extend UVM to AMS/DMS
 - Modular, reusable testbench components
 - Sequence-based stimulus
 - Take advantage of UVM infrastructure as much as possible
- Reuse as much UVM as possible as DUT is refined from digital to AMS
 - Use extension/factory as much as possible
 - Support UVM architecture for DMS/AMS DUT from the start
- Define standard architecture for D/AMS interaction
 - Minimize traffic across boundary
 - Enable development of D/AMS VIP libraries & ecosystem





Classical UVM Example







Terminology

- Analog Mixed-Signal (AMS) simulation and verification refers to systems that can simulate/verify analog/mixed-signal designs as a co-simulation of digital + analog (electrical) solvers
- Digital Mixed-Signal (DMS) simulation and verification refers to systems that can simulate/verify analog/mixed-signal designs within a discrete eventdriven solver as digital (logic) and real number models





Requirements

- Minimal changes to agent to add MS capabilities (driver, monitor, sequence item) that can be applied using set_type_override_by_type
- Define analog behavior based on a set of parameters defined in a sequence item and generate that analog signal using an analog resource (MS Bridge)
- Measure the properties of the analog signal, return them to a monitor, and package those properties into a sequence item
- Drive and monitor configurations, controlled by dedicated sequence items and support easy integration into multi-channel test sequences
- Controls can also be set by way of constraints for pre-run configurations.
- Collect/check coverage in the monitor based on property values returned from analog resource or add checkers in analog resource







What is needed to move from UVM to UVM-MS



Generating/Driving Discrete Analog Signals

- An analog signal that is not simple DC or a slow changing signal, needs to be a periodic waveform like a sine wave or a sawtooth, or some composition of such sources
- Classical RNM would drive real numbers from UVC sequence/driver within the agent
- In AMS this would generate too many D2A events or not give enough finesse to the signal







Generating/Driving Continuous Analog Signals

- A signal generator for a continuously changing signal can be controlled by four properties determining the freq(1/λ), phase(Φ), amplitude(A), and DC bias(v) of the generated signal
- The properties of the analog signal being driven are controlled by real values, generated by the sequencer



- A UVM sequence_item contains fields for all the control parameters
- The driver passes the fields of the sequence_item to the controls for the signal generator



Overall UVM-MS Methodology



- MS Bridge is the proposed layer that sits between the agent and the (A)MS DUT and consists of a proxy API, SV interface, and an analog resource module
- The 'proxy' is an API that conveys analog attributes between the agent and the MS Bridge
- The SV 'intf' passes digital/discrete signal values (logic, real, nettype/RNM) between agent and MS Bridge – can be left in top or moved to Bridge





Verilog-AMS Simulator DC OP

- DC Op Steady State operating point of all the nodes/branch currents
- Understanding of UVM-MS DC OP is important
 - Need to make sure initial conditions (caps, supplies, timesteps) start with valid values for proper convergence
 - Enable UVM DUT configuration before analog circuit initialization (DC Op).
 - E.g. make a cap open for a particular test before DC op
 - Using #0 is not good practice as it shows poor coding and understanding of the simulator(s) scheduler
- Must raise a UVM objection before DC OP otherwise the simulation finishes







Verilog-AMS Simulator Scheduling - Transient

- Analog engine always leads
- Digital to analog events cause matrix re-evaluation and timestep backtrack
- Most simulators see any digital var in the analog block as a D2A to monitor







Verilog-AMS Best Practices

- Variables are 'owned' by one engine but can be read by another
- AMS can't access digital variables that are dynamic (everything in the matrix is fixed at time 0)
- Generally, avoid 'string' datatypes in Verilog-AMS as support is inconsistent and the LRM is not clear
- OOMR to analog-owned variables not allowed – they are not part of the analog matrix







```
Proxy "hook-up"
```

Proxy instance in MS Bridge module





$\mathsf{Proxy} \longleftrightarrow \mathsf{Analog} \ \mathsf{Resource}$





UVM Phasing Requirements for UVM-MS

- Analog resources will have parameters and UVM should have a means to read/modify/write them before simulation consumes time
- Implement methods getParameters() / setParameters() in proxy
- Use existing UVM phases to guarantee read/modify/write order

UVM Phase	What should happen for AMS resources		
build			
connect	Read parameters values from 'SV+VAMS' module (Instrument/Passive) into the agent's configuration.		
end_of_elaboration	Modify agents parameters based on test requirements		
start_of_simulation	Apply agents parameters to 'SV+VAMS' module (Instrument/Passive)		
run	<pre>Must consume some time to allow DC OP to happen before agents drive sequence items so that synchronization system works. Recommend task run_phase() ; if(\$realtime <= 0.0) #1step; // cause a DC OP to occur</pre>		



Analog Resource Configuration

- Analog components tend to be placed with initial values as parameters. e.g. a decoupling cap on an LDO output
- Allow the MS Bridge to have parameters that are copied from UVM configuration in connect_phase
- Test cases can override the configuration, which is then set in the analog resource in start_of_simulation_phase

```
class osc bridge proxy;
 function res_config getParameters();
    res config cfg = new();
    cfg.res val = i core.rseries val;
    return(cfg);
  endfunction
 function void setParameters(res config cfg);
    i core.rseries val = cfg.res val;
  endfunction
       osc_bridge_core (...);
         parameter res val = 200;
         // Initial values set from parameter,
         // then set by setParameter in proxy
         real rseries val = res val;
```



UVM-MS Phasing



endfunction : end_of_elaboration_phase







Example Walk-through

UVM digital to UVM-MS



Frequency_Adapter DUT







UVM TB – add analog capability



Freq_adapter Waveforms

Name Or Cursor Tree Tree <th< th=""><th>Timo 4 - 104 209n</th></th<>	Timo 4 - 104 209n
Image: TREQ_GENERATOR Driver" req freq	,000ps
*** freq *4 800 2500 2500 2500 2500 2500 * addr *	
Image: Driver registers Face	
Image: Second	
Head No 0	
B + 10 pw_ad(7.0) 'h 07 07 D + 10 pw_ad(7.0) 'h 2 0 (1 (2	
Here 1 0 1 1 1 (1 (1 (1 (1 (1 (1	
0 d ¹ 0 0	

VAMS

Digita

.

.

Model of Frequency Adapter Ports in SV

```
module freq_adapter (
    output logic CLKOUT_P,CLKOUT_N; // differential output
    input logic CLK_IN; // clock input
    input logic en_mux, [1:0] sel_mux; // register control
    input logic [7:0] pw_adj, [1:0] sr_adj, ampl_adj;
);
```


Model of Frequency Adapter Ports in SV RNM

SYSTEMS INITIATIVE

Model of Frequency Adapter Ports in VAMS

Analog Resource for SV-RNM/VAMS

- Automatically inserted Connect Modules (CM) converts logic signal values to SV-RNM or electrical equivalents (depending on the DUT)
 - IE card parameters used to configure the connect modules inserted (supply voltage, rise time, drive resistance, etc)
 - No changes required to UVM driver

Not recommended where control over critical analog signals needed

Analog Resource for SV-RNM/VAMS

- Analog resource uses proxy attributes to generate analog signal algorithmically
 - Proxy used to pass attributes that define type and shape of analog signal
 - Same agent/MS Bridge with swappable analog resource for VAMS electrical signals or SVRNM real/user-defined signals
 - Requires override of UVM driver and sequence item to change functionality from driving signals through interface to passing values through proxy

Steps to create a UVM-MS agent

- Create Bridge module
 - Contains Analog Resource and Proxy
- Extend classes for Driver, Monitor and Sequence Item
 - Use set_type_override_by_type to use extended classes

osc bridge module osc_bridge import cds_rnm_pkg::*; (3 input wire osc_clk, 4 output wire osc clk p, 5 6 output wire osc_clk_n 7); //Connections from proxy to core 40 8 always @(__uvm_ms_proxy.delay_in, __uvm_ms_proxy.duration_in, __uvm_ms_proxy.sampling_do) begin 41 V 9 //UVM + MS extras 42 core.delay_in = __uvm_ms_proxy.delay_in; 10 import uvm pkg::*; 43 core.duration_in = __uvm_ms_proxy.duration_in;

core.sampling_do = __uvm_ms_proxy.sampling_do;

end

44

45

46

47

49

50

51

52

53

54

55

57

58

59

60

61

62

56 V

//Connections from core to proxy

48 ∨ always_comb begin

- __uvm_ms_proxy.sampling_done = core.sampling_done;
- __uvm_ms_proxy.ampl_out = core.ampl_out;
- __uvm_ms_proxy.bias_out = core.bias_out;
- __uvm_ms_proxy.freq_out = core.freq_out;

end

- //Analog resource instantiation
- osc_bridge_core #(.diff_sel(diff_sel), .passive(passive)) core (
- .osc_clk(osc_clk),
- .osc_clk_p(osc_clk_p),
- .osc_clk_n(osc_clk_n)
);

endmodule


```
proxy __uvm_ms_proxy = new("__uvm_ms_proxy");
```

import uvm_ms_pkg::*;

`include "uvm_ms.svh"

import osc_pkg::*;

`include "uvm_macros.svh"

parameter bit diff sel = 0;

parameter passive = 0;

super.new(name);

core.ampl_in = ampl; core.bias_in = bias;

core.freq_in = freq;

core.enable = enable:

endfunction : new

endfunction

endclass

//UVM package for this component

class proxy extends osc_bridge_proxy;

function new(string name = "");

//Selection bit to choose between single-ended clock and differential clock

//Class proxy extends the osc_bridge_proxy included in osc_pkg.sv

function void config wave(input real ampl, bias, freq, enable);

//The implementation for the config wave push function is defined here

11

12

13

14

15

16

17

18

19

20

21

22

23

24

25

26

27

28

29

30 31

32 33

34

35

36

37

38

$osc_driver \rightarrow osc_ms_driver$

			UVM_MS
7	<pre>class osc_driver extends uvm_driver #(osc_transaction);</pre>	7	<pre>class osc_ms_source_driver extends osc_driver;</pre>
8 9 9	<pre>// The virtual interface used to drive and view HDL signals.</pre>	8	<pre>protected osc_bridge_proxy bridge_proxy;</pre>
0 1	virtual interface osc_if vir;	10	osc ms transaction ms reg
2	// Count transactions sent	12	usc_ms_crunsdector ms_req,
3	int num_sent; 11	13	// Count transactions sent
4 5	11	.4	<pre>int num_sent;</pre>
6	real period;	15	// Get value to drive onto diff_sel
7		16	bit diff_sel;
3	// component macro	18	// Provide implmentations of virtual methods such as get type name and create
9 a	<pre>`uvm_component_utils_begin(osc_driver) 11 11 11 11 11 11 11 11 11 11 11 11 11</pre>	19	<pre>`uvm_component_utils_begin(osc_ms_source_driver)</pre>
1	`uvm field real(period, UVM ALL ON)	20	<pre>`uvm_field_int(diff_sel, UVM ALL ON)</pre>
2	`uvm_component_utils_end 12	21	<pre>`uvm_compression_utils_end 135virtual_function_void_build_phase(uvm_phase_phase);</pre>
3 4 5	<pre>int test_config;</pre>	1	<pre>136 super.build_phase(phase); 137 128 if(luwn_config_db#(osc_bridge_proxy));;get(this_""_"bridge_proxy"_bridge_proxy");</pre>
5	<pre>// Constructor - required syntax for UVM automation and utilities</pre>	1	<pre>139 Introduction in the name(), "bridge proxy set configured"):</pre>
7	<pre>function new (string name, uvm_component parent); </pre>	1	endfunction
9	endfunction : new		
0			<pre>153 // Gets transactions from the sequencer and passes them to the driver. 154 task oscims_source_driver::get_and_drive();</pre>
1	<pre>virtual function void build_phase(uvm_phase phase);</pre>		155 forever begin 156 // Get new item from the sequencer
2	<pre>super.build_phase(phase); andfunction</pre>		157 seq_item_port.get_next_item(req);
5 4	endrunction		<pre>158 \$cast(ms_req,req); 159 // Drive the item</pre>
5	<pre>function void connect_phase(uvm_phase phase);</pre>		<pre>160 drive_transaction(ms_req); 161 fork</pre>
5	<pre>if (!uvm_config_db#(virtual osc_if)::get(this,"","vif", vif))</pre>		161 #(200*1ns); //Time for transaction
7	<pre>`uvm_error("NOVIF",{"virtual interface must be set for: ",get_full_name(),".vi andfunctions connect characterized</pre>	f"})	163 begin : sample_thread 164 #(1ns) bridge proxy.sampling do = 1:
9	endiunction: connect_pnase		165 #(1ns) bridge_proxy.sampling_do = 0;
0	// UVM run() phase		167 join
1	<pre>task run_phase(uvm_phase phase);</pre>		168 // Communicate item done to the sequencer SYSTEMS INITIATIVE
2	<pre>get_and_drive(); </pre>		170 end
5	enotask : run_pnase		171 endtask : get_and_drive

osc_monitor \rightarrow osc_ms_monitor

65

IIVM_MS

<pre>class osc_monitor extends uvm_monitor; // Virtual Interface for monitoring DUT signals virtual interface osc_if vif;</pre>	201 class osc_ms_source_monitor extends osc_monitor; 202 203 203 // Virtual Interface for monitoring DUT signals 204 protected osc_bridge_proxy;
<pre>osc_transaction osc_clk_transaction, osc_clk_p_transaction;</pre>	205 // Count transactions collected 206 int num_cot,
<pre>// This TLM port is used to connect the monitor to the scoreboard uvm_analysis_port #(osc_transaction) item_collected_port; function void build_phase(uvm_phase phase); super.build_phase(phase); endfunction: build_phase function void connect_phase(uvm_phase phase); if (!uvm_config_db#(virtual osc_if)::get(this, get_full_name(), "vif", vIT)) `uvm_error("NOVIF",{"virtual interface must be set for: ",get_full_name(),".vif", if (!uvm_config_int::get(this,"","diff_sel", diff_sel)) `uvm_error("NOCONFIG",{"value must be set for: ",get_full_name(),".diff_sel"}) else `uvm_info("CONFIG_CORRECT",{"Value of ",get_full_name(), \$sformatf(".diff_sel") endfunction: connect_phase</pre>	<pre>virtual function void build_phase(uvm_phase phase); super.build_phase(phase); if(!uvm_config_db#(osc_bridge_proxy)::get(this,"","bridge_proxy",bridge_proxy)) `uvm_error(get_type_name(),"bridge proxy not configured"); endrumetion</pre>
<pre> Solution Soluti</pre>	<pre>status info(get_type_name(),</pre>

osc transaction \rightarrow osc ms transaction UVM UVM_MS class osc ms transaction extends osc transaction: 35 class osc_transaction extends uvm_sequence_item; 8 rand osc ms data type e data type; 37 rand real freq; // frequency of input clock 9 38 10 bit diff sel; 39 // Drive fields 11 40 rand real ampl: 12 41 rand real bias; `uvm_object_utils_begin(osc_transaction) 42 rand bit enable; 13 `uvm_field_real(freq, UVM_ALL_ON) 43 14 'uvm_object_utils_end 44 //Measurment fields 15 45 rand real delay; //Delay in ns 16 // Constraints go here 46 rand int duration; constraint default freq c { 17 47 `uvm_object_utils_begin(osc_ms_transaction) 18 freq > 5e8;48 49 `uvm_field_enum(osc_ms_data_type_e, data_type, UVM_DEFAULT) 19 freg < 1e9;50 `uvm_field_real(ampl, UVM_DEFAULT) 20 51 `uvm field real(bias, UVM DEFAULT) 21 52 `uvm_field_int(enable, UVM_DEFAULT) 22 // Constructor - required syntax for UVM automation and utilities `uvm_field_real(delay, UVM_DEFAULT) 53 23 function new (string name = "osc transaction"); 54 `uvm_field_int(duration, UVM_DEFAULT) 24 super.new(name); 55 `uvm_object_utils_end 25 56 endfunction : new 57 // Constraints go here 26 // To override, use the same constraint name or TCL to disable 58 27 endclass : osc transaction 59 constraint default drive trans c { 60 ampl > 0.95; 61 ampl < 1.65; 62 bias inside {[-0.05:0.5]}; 63 enable dist { 1'b0 := 1 , 1'b1 := 5 }; 64 65 constraint default measurement trans c { 66 duration > 20; 67 duration < 32: 68 delay > 0.0; SYSTEMS INITIATIVE 69 delay < 1.0;

70

freq_adpt_tb \rightarrow freq_adpt_ms_tb

UVM

UVM-MS

<pre>class freq_adpt_tb extends uvm_env;</pre>	<pre>class freq_adpt_ms_tb extends freq_adpt_tb;</pre>
	54
// component macro	35 // component macro
<pre>`uvm_component_utils(freq_adpt_tb)</pre>	<pre>56 `uvm_component_utils(freq_adpt_ms_tb)</pre>
registers env registers:	57
osc env freq generator:	<pre>38 //freq_adpt_ms_scoreboard freq_adpt_sb;</pre>
osc env frequenciator:	59
ust_env freq_detector,	50 // Constructor
free adot scoreboard free adot sh	<pre>51 function new (string name, uvm_component parent=null);</pre>
	52 super.new(name, parent);
// Constructor	53 endfunction : new
function new (string name, uvm component parent=null):	54
super new (name, new first and new) .	55 // IVM build() mase
and function : new	55 // official phild phase (up phase phase);
	30 Function void build_phase(uviii_phase phase);
// UVM build() phase	1 det un bridge preuv pointer references to generator and detector UVCs
function void build phase(uvm phase phase):	7/ set up braige proxy pointer references to generator and detector oves
uvm info("MSG"."In the build phase".UVM MEDIUM)	uvm_config_do #(osc_pridge_proxy)::set(this,"freq_generator.agent.*","bridge_proxy", top.generator_oridgeuvm_ms_proxy)
	<pre>/// uvm_config_db #(osc_bridge_proxy)::set(this,"freq_detector.agent.*","bridge_proxy", top.detector_bridgeuvm_ms_proxy);</pre>
// set up virtual interfaces for UVCs and scoreboard	71 `endif
uvm config db#(virtual osc if)::set(this."freg generators"."vif", top.generator if):	
uvm_config_db#(virtual osc if)::set(this,"freq_detectors", "vif", top.detector if):	73 // override driver, monitor, and scoreboard with UVM-AMS versions
uvm_config_bb#(virtual registers if)::set(this."registers, regiagent.*", "registers vir", top.registers	<pre>sp.74 set_type_override_by_type(osc_transaction::get_type(),osc_ms_transaction::get_type());</pre>
dim_config_dom(if that registers_i), iscretising_agenter, reg_ii, oprieg_i	75 <pre>// 75 </pre> <pre>// ret_type override_by_type(osc_driver::get_type(),osc_ms_source_driver::get_type());</pre>
// config the value of diff sel for freq generator to $0 - single-ended clock generation$	76 set we override by type(osc monitor::get type(),osc ms source monitor::get type());
uvm config int::et(this."freq generator.agent.w", "diff sel", 0):	77 set type gyperide by type(freg adot scoreboard::get type(),freg adot ms scoreboard::get type());
// config the value of diff sel for free detector to 1 - differential clock detection	78
Ive config into test (this "free detector agent *" "diff col" 1):	70 super build phase(phase):
dym_contrig_intrisecteriss, freq_detectorragenet#, diri_set, i,	sa super.buitu_pliase(pliase);
<pre>super.build phase(phase):</pre>	ou andfunction
// create the envs for the generator, detector, registers and scoreboard	
<pre>freq generator = osc env::type id::create("freq generator", this);</pre>	ss endclass : rreq_adpt_ms_to
<pre>freq detector = osc env::type id::create("freq detector", this);</pre>	
registers = registers env::type id::create("registers", this);	
<pre>freq_adpt_sb = freq_adpt_scoreboard::type_id::create("freq_adpt_sb", this);</pre>	
enatunction : build_phase	
// UVM connect_phase	
<pre>function void connect_phase(uvm_phase phase);</pre>	
// Connect the TLM ports from the UVCs to the scoreboard	
registers.reg_agent.monitor.item_collected_port.connect(freg_adpt_sb.sb_registers in):	
<pre>freq generator.agent.monitor.item_collected_port.connect(freq_adpt_sb.sb_osc_gen);</pre>	SYSTEMS INITIATIVE
<pre>freq detector.agent.monitor.item collected port.connect(freq adpt sb.sb osc det):</pre>	
endfunction : connect phase	

	rreq_adpt_scoreboard ->	treq_adpt_ms_scoreboard
	UVM	UVM-MS
4 5 7 8 9 10 11 12 13 14	<pre>class freq_adpt_scoreboard extends uvm_scoreboard; cover_e coverage_control = COV_ENABLE;//COV_ENABLE; // component utils macro `uvm_component_utils_begin(freq_adpt_scoreboard) `uvm_field_enum(cover_e, coverage_control, UVM_ALL_ON) `uvm_component_utils_end // define TLM port imp object `uvm_analysis_imp_decl(_registers) `uvm_analysis_imp_decl(_osc_gen)</pre>	<pre>class freq_adpt_ms_scoreboard extends freq_adpt_scoreboard; 'uvm_component_utils(freq_adpt_ms_scoreboard) 282</pre>
15 16 17 18 19 20 128 129 130 131 132	<pre>uvm_analysis_imp_dect(_osc_gen) `uvm_analysis_imp_decl(_osc_det) uvm_analysis_imp_osc_gen #(osc_transaction, freq_adpt_scoreboard) sb_registers_in; uvm_analysis_imp_osc_gen #(osc_transaction, freq_adpt_scoreboard) sb_osc_gen; uvm_analysis_imp_osc_det #(osc_transaction, freq_adpt_scoreboard) sb_osc_det; // write() virtual function void write_registers(registers_packet packet); registers_packet sb_packet; // Make a copy for storing in the scoreboard \$cast(sb_packet, packet.clone()); // Clone returns uvm_object type</pre>	<pre>291 ampl = b0_packet.ampl; 292 biar = sb_packet.bias; 293 uvm_info("WRITE_OSC_GEN",\$sformatf("\nFreq = %f\tAmpl = %f \t Bias = %f",freq,ampl,bias),UVM_LOW) 294 endfunction: write_osc_gen 295 296 // write() function for detector 297 virtual function void write_osc_det(osc_transaction packet); 298 osc_ms_transaction sb_packet; 299 \$cast(sb_packet, packet.clone()); // Clone returns uvm_object type 300 301 if(en_mux) begin 302 // Compare output freq with expected result calculated from input freq</pre>
133 134 135 136 137 138 139 140 141 142 143 144 145 146 147 148	reg_packets_in++;151virtual function void write_osc_gen(osc_transaction packif(sb_packet.addr > 7)153reg_in_drop ++;154else begin155if(sb_packet.wen && !sb_packet.ri156if(sb_packet.wen && !sb_packet.ri156if(sb_packet.addr < 3)	<pre>ket); ket); ket); ket); ket); ket); ket); ket); ket); ket); ket);</pre>

How to check tests?

- Send expectations about ongoing outputs to agents monitoring meters.
 - Use Assertions to report errors when output is not within expected parameters
 - Test sends sequence item to agents as expectations change.
 - Test must be able to predict expectations.
- Reference model gets sequence items affecting the block and predicts expectations.
 - Can be sent to agents monitoring outputs. Where data can be used in assertions.
 - Sent as item to a scoreboard for check against similar item collected from DUT.
 - Scoreboard uses item compare method to determine match / no match.
- How to coordinate item generation between DUT and Reference model?
 - In digital designs the TLM model assumes that output transactions are generated as a result of input transactions.
 - Is such a transaction response the right approach in general for Analog?

Demo

UVM Messaging

Messages for Debug and Error Reporting

- Debugging activity inside a large environment with many agents is critical.
- Need to report:
 - Errors
 - Debug
 - Progress
- Messages need to be categorized via severity:
 - Fatal, Error, Warning, Info
- Need to link actions with messages
 - Stop simulation on fatal or after four errors
 - Summarize number of messages reported
- Need a different mechanism than simulator messages to avoid filtering effects

UVM Messaging System

UVM Messaging from Analog Resource

- UVM Reporting macros not supported in Verilog-AMS modules
 - Take advantage of up-scoping to access SV bridge
- `include ``uvm_ms.vamsh" in Verilog-AMS analog resource or `include ``uvm_ms.vdmsh" in SystemVerilog analog resource
 - localparams to define UVM Verbosity levels as integers to match UVM enum
 - Macros to wrap the <code>uvm_ms_*</code> reporting function calls defined in <code>uvm_ms.svh</code>
- `include ``uvm_ms.svh" in MS Bridge (SV)
 - Definitions of the functions called by analog resource
 - Provides macros for `uvm_ms_[info|warning|error|fatal] (...)
 - Utilizes the "__uvm_ms_proxy" declaration as the originating path for analog resource UVM messages

UVM Messaging Example for Verilog-AMS Resource

- Use analog domain to detect the issue and toggle a flag
- Flag is detected by absdelta to then report the message via the digital engine
- Example

```
analog begin
  if((I_PLUS > 1.0) && !I_thr_triggered) I_thr_triggered = 1;
  else if(I_PLUS < 0.9) I_thr_triggered = 0;
end
//Convert the detection in the analog block to a UVM report.
string message;
always@(absdelta(I_thr_triggered,1,0,0,1)) begin
    $sformat(message,"The Current is above the thresholds @ %e",I_PLUS);
    if(I_thr_triggered) `uvm_ms_error(P_TYPE,message)
end
```


Up-scope function call

UVM Message – Analog block

"UVM_MS.Vamsh" uvm_ms_info function is found via up-scope and executed from SV bridge
`define uvm_ms_info(id,message,uvm_verbosity) \
 uvm_ms_info(id,message,uvm_verbosity,\$sformatf(``%m"),`__FILE__,`__LINE__);

osc core.vams

`include "uvm_ms.vamsh"

`uvm_ms_info("FREQ_UPDATE",\$sformatf("freq=%e Hz period=%e ns", freq_in, out_period),\ UVM_MEDIUM)

"uvm_ms.svh"

function void uvm_ms_info(id,message,uvm_verbosity,uvm_path, ___FILE__, __LINE__);
uvm_component CTXT;
CTXT=uvm_ms_get_bridge_path(uvm_path); // get path to uvm_component in top.bridge
CTXT.uvm_report_info(id,message,uvm_verbosity'(verbosity_level),file,line);

endfunction: uvm info

osc bridge.sv `include "uvm ms.svh"

`uvm_ms_reporter // instantiates uvm_ms_reporter component to be used with messaging

UVM_INFO ../uvc_lib/osc/vams/osc_bridge_core.vams(98) @ 52001.098068ns: top.detector_bridge [FREQ_UPDATE] The Current is above the threshold @ 1.178812e+00A

UVM-AMS Standard Release Schedule

Conclusions

- There is a need for more advanced, standard methodologies for scalable, reusable and metric-driven mixed-signal (AMS/DMS) verification
- The UVM-AMS WG proposal addresses the gaps in current verification methodology standards
- Extend UVM class-based approach to seamlessly support the module-based approach (MS Bridge) needed for mixed-signal verification
 - Targeting analog/mixed-signal contents (RNM, electrical/SPICE)
 - Application and extension of existing UVM concepts and components
 - Sequencer, Driver, Monitor
 - MS Bridge / Analog resources
 - UVM Messaging System

Changes for UVM-AMS from UVM

- uvm_*_printer print_real() uses %f formatting, which truncates very small values
 - Override with uvm_radix_real_exp
- UVM messaging macros don't work in modules
 - Created macros and methodology to support Analog Resource
- UVM-MS specific include/import files

Statement	Usage	
import uvm_ms_pkg::*;	Within the MS Bridge and uvm_ms_agent	Defines uvm_ms_proxy template class
`include "uvm_ms.vamsh"	Within analog_resource modules defined as Verilog-AMS	Defines UVM-MS messaging macro/functions
`include "uvm_ms.dmsh"	Within analog_resource modules defined as SystemVerilog	Defines UVM-MS messaging macro/functions
`include "uvm_ms.svh"	Within the MS Bridge to enable the messaging from the analog_resource	Requires the MS Proxy instance to be nameduvm_ms_proxy

Questions?

