



Metadata Based Testbench Generation

Daeseo Cha¹, Soonoh Kwon², Ahhyung Shin³

Samsung Electronics Co., Ltd.



Agenda


- Problem Statement
- Proposed Approach
- Metadata
- Case Study 1. Full chip Register Testbench Generation
- Case Study 2. Full chip Interconnect Testbench Generation
- Summary

Problem Statement

- Verification Challenge
 - Hard to develop verification environment as design size is growing
 - Hard to maintain the consistency between design and verification environment because design changes frequently during development
 - Basic structural verification such as register and interconnect, needs to be completed within short time in early design cycle but, it is not ...
- Design
 - RTL integration process is automated using IP-XACT database
 - But, it is not used well in verification

Proposed Approach

- Metadata
 - Traditionally, IP-XACT(IEEE 1685) is used for RTL integration
 - Verification needs more information with Metadata
- Proposed flow



Metadata (1)

- Connectivity Information
 - Jason format: It holds hierarchical instance name, interface name for masters and slaves, interface parameters

```
"/BLK_CPU/AHB2APB_CPU_0": {
  "interfaces": {
    "AHB00_S": {
      "mode": "slave",
      "connection":
"/BLK_CPU/AHB_BRIDGE_CPU,AHB02_MS",
      "portmap": {
        "HADDR": "HADDR",
        "HCLK": "HCLK",
        "HRDATA": "HRDATA",
        "HREADY": "HREADY",
        "HREADYOUT": "HREADYOUT",
        "HRESETn": "HRESETn",
        "HRESP": "HRESP",
        "HSELx": "HSEL",
        "HSIZE": "HSIZE",
        "HTRANS": "HTRANS",
        "HWDATA": "HWDATA",
        "HWRITE": "HWRITE"
      }
    }
  },
  "PRDATAS0": {
    "width": "32",
    "direction": "in",
    "slices": {
      "31,16": {
        "connection": [
          "/BLK_CPU/AHB2APB_CPU_0,PRDATAS0,15,0",
          "/BLK_CPU/AHB2APB_CPU_0,PRDATAS0,31,16",
          "/BLK_CPU/AHB2APB_CPU_0,PRDATAS1,15,0",
          "/BLK_CPU/AHB2APB_CPU_0,PRDATAS1,31,16",
          "/BLK_CPU/TAP,p_rdata,15,0"
        ]
      },
      "15,0": {
        "connec
"connection": [
          "/BLK_CPU/AHB2APB_CPU_0,PRDATAS0,15,0",
          "/BLK_CPU/AHB2APB_CPU_0,PRDATAS0,31,16",
          "/BLK_CPU/AHB2APB_CPU_0,PRDATAS1,15,0",
          "/BLK_CPU/AHB2APB_CPU_0,PRDATAS1,31,16",
          "/BLK_CPU/TAP,p_rdata,15,0"
        ]
      }
    }
  }
}
```

Metadata (2)

- Bus topology information
 - Master/slaves, address space, interface protocol

```
{
  "Master_list": [
    "/BLK_CPU/bbio_ahb_32_bit_filter, AHBLite_M",
    "/BLK_CPU/cortex_m4, AHBLite_M_Code",
    "/BLK_CPU/cortex_m4, AHBLite_M_Data",
    "/BLK_CPU/cortex_m4, AHBLite_M_System",
    "/BLK_CPU/udma_top, AHBLite_M"
  ],
  "Slave_list": [
    {
      "Size": 256,
      "Base_addr": "0x40006600",
      "Interface_info": "/BLK_CPU/SYS_ALIVE/ccd_top,
APB_S_CCD_TOP",
      "vlnv": {
        "vendor": "samsung.com",
        "library": "SENSOR",
        "name": "ccd_top",
        "version": "1.0. META"
      },
      "AMBA_type": "APB"
    }
  ],
  "AHB_BUSMATRIX": {
    "Instance_hierarchy": "/BLK_CPU/AHB_BUSMATRIX_MAIN_GNX",
    "Sparse_connection": {
      "s00_ahb_32": [
        "m00_ahb_32",
        "m01_ahb_32",
        "m02_ahb_32",
        "m03_ahb_32",
        "m04_ahb_32",
        "m05_ahb_32",
        "m06_ahb_32"
      ],
      "s01_ahb_32": [
        "m00_ahb_32",
        "m01_ahb_32",
        "m02_ahb_32",
        "m03_ahb_32",
        "m04_ahb_32",
        "m05_ahb_32",
        "m06_ahb_32"
      ]
    }
  ]
}
```

Metadata(3)

- Project specific information
 - Yaml format: Transaction details, restrictions

```
1 iwbc_special_addr_map : "{
2   //-----USER CUSTOMIZATION+head
3   //MST_NAME | SLV_NAME      | ST_ADDR      | END_ADDR      | GRANULARITY | WR_MSK | PATTERN      | USER DEFINE
4   '{,      ,      32'h200C_0000, 32'h200C_0FFF, 32'h1000,    0,    NO_ACCESS,    }, // for unmapped test
5   '{,      ,      32'h200C_1000, 32'h200F_FFFF, 32'h10_0000, 0,    NO_ACCESS,    }, // for unmapped test
6   '{,      ,      32'h4000_8100, 32'h4000_89FF, 32'h10_0000, 0,    NO_ACCESS,    }, // for unmapped test
7   '{,      ,      32'h4000_8A00, 32'h4000_8BFF, 32'h10_0000, 0,    NO_ACCESS,    }, // for unmapped test
8   '{,      ,      32'h4000_8E00, 32'h4000_9FFF, 32'h10_0000, 0,    NO_ACCESS,    }, // for unmapped test
9   '{,      ,      32'h4000_A300, 32'h4000_FFFF, 32'h10_0000, 0,    NO_ACCESS,    }, // for unmapped test
10  '{,      ,      32'h4001_0000, 32'h4001_0FFF, 32'h10_0000, 0,    NO_ACCESS,    }, // for unmapped test
11  '{,      ,      32'h4001_1900, 32'hFFFF_FFFF, 32'h1000_0000, 0,    NO_ACCESS,    }, // for unmapped test
12
13  '{,      MSPI,      0,      0,      32'h1000,    0,    USER_DEFINED, },
14  '{,      BBIO_RSGN, 0,      0,      32'h1000,    0,    READ_ONLY,    },
15  '{,      CNT_CPU_GPIO, 0,      0,      32'h1000,    0,    READ_ONLY,    },
16  '{,      AON_ALIVE0, 0,      0,      32'h1000,    0,    READ_ONLY,    },
17  '{,      AON_ALIVE1, 0,      0,      32'h1000,    0,    READ_ONLY,    },
18  '{,      CNT_ISPEND, 0,      0,      32'h1000,    0,    READ_ONLY,    },
19  '{,      CMU_ISPEND, 0,      0,      32'h1000,    0,    READ_ONLY,    },
20  '{,      CNT_SENSOR, 0,      0,      32'h1000,    0,    READ_ONLY,    },
21  '{,      CMU_SENSOR, 0,      0,      32'h1000,    0,    READ_ONLY,    },
22  '{,      CNT_FE,      0,      0,      32'h1000,    0,    READ_ONLY,    },
23  '{,      CNT_ISP,      0,      0,      32'h1000,    0,    READ_ONLY,    },
24  '{,      CMU_ISP1,     0,      0,      32'h1000,    0,    READ_ONLY,    },
25  '{,      CLKGEN,       0,      0,      32'h1000,    0,    READ_ONLY,    },
26  '{,      MEM_SENSOR,   0,      0,      32'h1000,    0,    READ_ONLY,    },
27
28  '{,      ROM,        0,      0,      32'h1000,    0,    READ_ONLY,    },
29  '{,      ,            32'h2010_0400, 32'h2010_09FF, 32'h0400,    1,    READ_WRITE,   },
30  '{,      ,            32'h2010_B000, 32'h2010_B7FF, 32'h0400,    2,    READ_WRITE,   },
```

Testbench Generation using Metadata

- vBuilder (Verification Builder)
 - Renders testbench for IP, full-chip and register/interconnect using Metadata and testbench template code

```
class busitb_base_test_vseq_c extends itb_sys_env_tsg_base_vseq_test;
```

```
typedef struct {  
    string master_name;  
    string slave_name;  
    bit [31:0] st_addr;  
    bit [31:0] end_addr;  
    bit [31:0] gran;  
    int wdata_type;  
    rw_pattern_e rw_pattern;  
    string user_define;  
} access_pattern_e;
```

```
access_pattern_e special_target_list [] = {{itb_special_addr_map}}
```

Jinja template

Rendering

```
class busitb_base_test_vseq_c extends itb_sys_env_tsg_base_vseq_test;
```

```
typedef struct {  
    string master_name;  
    string slave_name;  
    bit [31:0] st_addr;  
    bit [31:0] end_addr;  
    bit [31:0] gran;  
    int wdata_type;  
    rw_pattern_e rw_pattern;  
    string user_define;  
} access_pattern_e;
```

```
access_pattern_e special_target_list [] = '{
```


```
//-----USER CUSTOMIZATION+head  
//MST_NAME | SLV_NAME | ST_ADDR | END_ADDR | GRANULARITY | WR_MSK | PATTERN | USER DEFINE  
'{ "", "", 32'h200C_0000, 32'h200C_0FFF, 32'h1000, 0, NO_ACCESS, "" }, // for unmapped test  
'{ "", "", 32'h200C_1000, 32'h200F_FFFF, 32'h10_0000, 0, NO_ACCESS, "" }, // for unmapped test  
'{ "", "", 32'h4000_8100, 32'h4000_89FF, 32'h10_0000, 0, NO_ACCESS, "" }, // for unmapped test  
'{ "", "", 32'h4000_8A00, 32'h4000_8BFF, 32'h10_0000, 0, NO_ACCESS, "" }, // for unmapped test  
'{ "", "", 32'h4000_8E00, 32'h4000_9FFF, 32'h10_0000, 0, NO_ACCESS, "" }, // for unmapped test  
'{ "", "", 32'h4000_A300, 32'h4000_FFFF, 32'h10_0000, 0, NO_ACCESS, "" }, // for unmapped test  
'{ "", "", 32'h4001_0000, 32'h4001_0FFF, 32'h10_0000, 0, NO_ACCESS, "" }, // for unmapped test  
'{ "", "", 32'h4001_1900, 32'hFFFF_FFFF, 32'h1000_0000, 0, NO_ACCESS, "" }, // for unmapped test
```


Testbench Generation using Metadata

- Configuration change for target testbench
 - By changing attributes for metadata, target testbench will be easily changed.

SYS.CSV

	Attach Active Agent	Attach Passive Agent
BPCACC_0_APB_M2	Y	Y
GPIO_CPU_APB_M4	N	Y



Automated testbench generation for Sign-off

- Sign-off for Register Access

Metadata (IP-XACT)	Testbench (UVM_REG)
<pre><spirit:field> <spirit:name>PA_TxHsG1SyncLength_MSB</spirit:name> <spirit:writeValueConstraint> <spirit:minimum>0</spirit:minimum> <spirit:maximum>1</spirit:maximum> </spirit:writeValueConstraint> </spirit:field></pre>	<pre>class hsi_unipro16_pa_std_region_pa_txhsg2synclength_pa_txhsg2synclen_msb_c extends uvm_reg_field; constraint valid { value inside { ['h0:h1] }; } endclass : hsi_unipro16_pa_std_region_pa_txhsg2synclength_pa_txhsg2synclen_msb_c</pre>
<pre><spirit:register> <spirit:name>COMP_OPTION_SUITE</spirit:name> <spirit:addressOffset>0x20</spirit:addressOffset> <spirit:size spirit:resolve="immediate">32</spirit:size> <spirit:field> <spirit:name>Reserved_FF0</spirit:name> <spirit:bitOffset>2</spirit:bitOffset> <spirit:bitWidth spirit:resolve="immediate">30</spirit:bitWidth> </spirit:field> <spirit:field> <spirit:name>rx_symbol_clk1_reset_type</spirit:name> <spirit:bitOffset>1</spirit:bitOffset> <spirit:bitWidth spirit:resolve="immediate">1</spirit:bitWidth> </spirit:field> <spirit:field> <spirit:name>rx_symbol_clk0_reset_type</spirit:name> <spirit:bitOffset>0</spirit:bitOffset> <spirit:bitWidth spirit:resolve="immediate">1</spirit:bitWidth> </spirit:field> </spirit:register></pre>	<pre>class hsi_unipro16_component_region_comp_option_suite_c extends uvm_reg; rand uvm_reg_field reserved_ff0; rand uvm_reg_field rx_symbol_clk1_reset_type; rand uvm_reg_field rx_symbol_clk0_reset_type; covergroup cg_vals; option.per_instance = 1; reserved_ff0: coverpoint reserved_ff0.value[29:0] { `AUTO_COV_MIN_MAX(30) } rx_symbol_clk1_reset_type: rx_symbol_clk1_reset_type.value[0:0]; rx_symbol_clk0_reset_type: rx_symbol_clk0_reset_type.value[0:0]; endgroup define AUTO_COV_MIN_MAX(VAL) W bins min = {0}; W bins mid = {[1:({VAL(1'b1)})-1]}; W bins max = {{VAL(1'b1)}};</pre>

Use testable, constraint and coverage


<pre><spirit:register> <spirit:name>PA_AvailTxDataLanes</spirit:name> <spirit:field> <spirit:name>PA_AvailTxDataLanes</spirit:name> <spirit:testable>false</spirit:testable> </spirit:field></pre>	<pre>class hsi_unipro16_pa_std_region_pa_availtxdatalanes_c extends uvm_reg; uvm_resource_db#(bit)::set({"REG:","get_full_name()"}, "NO_REG_HW_RESET_TESTS", 1, this); uvm_resource_db#(bit)::set({"REG:","get_full_name()"}, "NO_REG_ACCESS_TESTS", 1, this);</pre>
<pre><spirit:register> <spirit:name>COMP_RESET</spirit:name> <spirit:field> <spirit:name>comp_reset</spirit:name> <spirit:testable spirit:testConstraint="readOnly">true</spirit:testable> </spirit:field></pre>	<pre>class hsi_unipro16_component_region_comp_reset_c extends uvm_reg; uvm_resource_db#(bit)::set({"REG:","get_full_name()"}, "NO_REG_ACCESS_TESTS", 1, this);</pre>

Case Study 1: Full-chip Register Testbench

- Inputs

- Top.DESIGN.INFO.json: AMBA bus interface details for all masters and slaves
- Top.BUS.INFO.json: Back-bone bus details
- Catalog_top_1.0.xml: IP/TOP (Registers, Fileset, Clock, Reset)

- Flow



Case Study 1: Full-chip Register Testbench

- Code

```

`uvm_object_utils(ccd_top_ccd_top_apb_s_ccd_top_reg_blk_c)
function new(string name = "ccd_top_ccd_top_apb_s_ccd_top_reg_blk_c",
              super::new(name));
endfunction: new

virtual function void build()
    if ($test$plusargs("BIG_ENDIAN")) begin
        // If you want to set endianness as BIG, please check the code
        default_map = create_map("default_map", `UVM_REG_ADDR_WIDTH);
    end else begin
        default_map = create_map("default_map", `UVM_REG_ADDR_WIDTH);
    end

    this.ccd_en = new("ccd_en");
    this.ccd_en.configure(this, null);
    this.ccd_en.build();
    default_map.add_reg(ccd_en, 'h80);

    this.ccd_state = new("ccd_state");
    this.ccd_state.configure(this, null);
    this.ccd_state.build();
    default_map.add_reg(ccd_state, 'h82);

    this.ccd_jdg = new("ccd_jdg");
    this.ccd_jdg.configure(this, null);
    this.ccd_jdg.build();
    default_map.add_reg(ccd_jdg, 'h84);

    this.ccd_jdg_top_chip = new("ccd_jdg_top_chip");
    this.ccd_jdg_top_chip.configure(this, null);
    this.ccd_jdg_top_chip.build();
end

`ifndef SUV_CMU_SENSOR_CMU_SENSOR_APB_S_REG_FAKE
cmu_sensor_cortex_m4_reg_blk = cmu_sensor_cmu_sensor_apb_s_reg_blk_c::type_id::create("cmu_s
cmu_sensor_cortex_m4_reg_blk.configure(this);
cmu_sensor_cortex_m4_reg_blk.build();
ahb0_cortex_m4_ahblite_m_system_map.add_submap(this.cmu_sensor_cortex_m4_reg_blk.default_map
`endif // SUV_CMU_SENSOR_CMU_SENSOR_APB_S_REG_FAKE

`ifndef SUV_ISP_TOP1_V1P0_GNX_ISP_TOP1_V1P0_GNX_APB4_S_DBG_REG_FAKE
isptop1_gnx_cortex_m4_reg_blk = isp_top1_gnx_cortex_m4_reg_blk_c::type_id::create("isp_top1_gnx_cortex_m4_reg_blk");
isptop1_gnx_cortex_m4_reg_blk.configure(this);
isptop1_gnx_cortex_m4_reg_blk.build();
ahb0_cortex_m4_ahblite_m_system_map.add_submap(this.isptop1_gnx_cortex_m4_reg_blk.default_map
`endif // SUV_ISP_TOP1_V1P0_GNX_ISP_TOP1_V1P0_GNX_APB4_S_DBG_REG_FAKE

`uvm_info(get_full_name(), $sprintf("%0d clocks rose ...", `WAIT_CLOCK_CYCLE_AFTER_RESET_ENDED), `UVM_LOW);
reg_access_seq = reg_access_seq_c::type_id::create("reg_access_seq");

// with reset value
reg_access_seq.kind = REG_HW_RESET;
reg_access_seq.model = p_sequencer.p_reg_blk;
reg_access_seq.start(null);

// with 0 value
reg_access_seq.kind = REG_ACCESS_0;
reg_access_seq.start(null);

// with 1's value of all bits
reg_access_seq.kind = REG_ACCESS_1;
reg_access_seq.start(null);

```

- Result

Step	Time	Iteration	Total Time
1. Testebench Generation Time	00:02:49	1	00:38:26
2. RTL compile	00:00:30	1	
3. Compile (multi-snapshot)	00:00:30	49 (IP)	
4. Run Tests	00:00:13	49 (IP)	


Table 2. Full-chip Register Testbench Runtime

Case Study 2: Full-chip Interconnect Testbench

- Inputs

- Image Sensor (50Mp)
- Bus Master: 5 with AHB interfaces
- Bus Slave: 12 AHB slaves, 105 APB slaves

- Flow



```
% vbuilder -ipjson top.DESIGN.INFO.json -sbjson vbuilder_input.json -bus
```

Case Study 2: Full-chip Interconnect Testbench

- Code snippet

```

//master0
force top.BLK_CPU.bbio_ahb_32_bit_filter.HADDRM = HIN_00_haddr;
force top.BLK_CPU.bbio_ahb_32_bit_filter.HBURSTM = HIN_00_hburst;
force top.BLK_CPU.bbio_ahb_32_bit_filter.HLOCKM = HIN_00_hmastlock;
force top.BLK_CPU.bbio_ahb_32_bit_filter.HPROTM = HIN_00_hprot;
force top.BLK_CPU.bbio_ahb_32_bit_filter.HSIZEM = HIN_00_hsize;
force top.BLK_CPU.bbio_ahb_32_bit_filter.HTRANSM = HIN_00_htrans;

Connect VIP to DUT
cdn_ahb_active_master_sv #(
    .interface_soma(interface_soma),
    .ADDR_WIDTH(ADDR_WIDTH),
    .DATA_WIDTH(DATA_WIDTH),
    .RESP_WIDTH(Resp_Width)
) i_shell_cis_tb_top_top_BLK_CPU_bbio_ahb_32_bit_filter_AHBLite_M(
    .AHB_HCLK(aclk0_clk),
    .AHB_HRESET(nReset0_resetN),
    .AHB_HADDR_out(AHB_HADDR_out_HIN_00_haddr),
    .AHB_HBURST_out(AHB_HBURST_out_HIN_00_hburst),
    .AHB_HLOCK(AHB_HLOCK_HIN_00_hmastlock),
    .AHB_HPROT_out(AHB_HPROT_out_HIN_00_hprot),
    .AHB_HSIZE_out(AHB_HSIZE_out_HIN_00_hsize),
    .AHB_HTRANS_out(AHB_HTRANS_out_HIN_00_htrans),
    .AHB_HWDATA_out(AHB_HWDATA_out_HIN_00_hwdata),
    .AHB_HWRITE_out(AHB_HWRITE_out_HIN_00_hwrite),
    .AHB_HRDATA(HIN_00_hrdata_AHB_HRDATA),
    .AHB_HREADY(out1_AHB_HREADY),
    .AHB_HRESP(HIN_00_hresp_AHB_HRESP),
    .AHB_HGRANT(tie_i_shell_cis_tb_top_top_BLK_CPU_bbio_ahb_32_bit_fi
    .AHB_HMASTLOCK(tie_i_shell_cis_tb_top_top_BLK_CPU_bbio_ahb_32_bit
    .AHB_HSEL(sink_i_shell_cis_tb_top_top_BLK_CPU_bbio_ahb_32_bit_fi

Instantiate VIP

class busiwb_all_to_all_test_vseq_c extends busiwb_base_test_vseq_c;

    virtual task do_stimulus ();
        foreach(tgt_slave_list[s_idx]) begin
            int ss = s_idx;
            access_pattern_e tmp_access_route_list[$];
            access_pattern_e tmp_route_consider_except[];

            // Make Route list
            foreach(src_master_list[ss][m_idx]) begin
                int mm = m_idx;
                access_pattern_e access_region;
                access_region.master_name = src_master_list[ss][mm];
                access_region.st_addr = 0;
                access_region.end_addr = 0;
                access_region.gran = 32'h1000;
                access_region.wdata_type = 0;
                access_region.rw_pattern = READ_WRITE;
                access_region.user_define = "";
                access_region.slave_name = tgt_slave_list[ss];
                tmp_access_route_list.push_back(access_region);
            end

            make_pattern_list_with_exception( .ref_list(tmp_access_route_list),
                .exception_list(special_target_list),
                .result_list(tmp_route_consider_except) );

            foreach(tmp_route_consider_except[t_idx]) begin
                int ii = t_idx;
                name = tgt_slave_list[ss];

```

- Result

Step	Time	Iteration	Total Time
1. Testebench Generation Time	00:04:39	1	02:07:57
2. Build simulation snapshot	00:03:18	1	
4. Run Sanity Test	00:10:00	12	

Summary

- Result

- Image Sensor (50MP)

- Interconnect Testbench Generation Time: 1 weeks → 2 Hour
 - Reduced human errors completely

- Mobile AP

- Interconnect Testbench Generation Time: 2~3 weeks → 1 day

- Conclusion

- Automated register and interconnect testbench generation using metadata
 - Easy to generate testbench variance using metadata for power/performance

Questions