



Indago™ Debug Platform Overview


September 2015

Debugging Continues to be the Most Time Consuming Effort by **50%**

And it's getting worse. WHY??? Today's Verification Effort

➤ Same Debug Methodology for 20+


While there has been very good progress in many areas of verification, very little has been done to improve debugging methodology.



Source: Verification engineer survey by Cadence

➤ Increasingly larger SoC designs and many iterations producing Terabytes of Data

Finding the source of the bug is becoming like finding "a needle in a hay stack"




What would you do if you were given 25% of your TIME back?

Cadence set out to do exactly that

But HOW ???

- **Debug platform architected from the Verification Effort**

Leveraging the latest in s/w database architecture as its foundation after cutting Debug Time in 1/2 of a common framework for performance, extensibility, and scalability




- **Patented Root Cause Analysis (RCA) Technology and BIG Data Techniques**

Leverage patented RCA technology together with BIG Data techniques to quickly find the source of the bug

Introducing Cadence® Indago™ Debug Platform

Finding the Source of the Bug after One Debug Run is NO Longer a Dream



“Cadence’s Indago Debug Analyzer App has improved our debug productivity up to 50 percent because it helps us find the root cause of the bugs faster with features like reverse debugging. We believe the Indago Debug Platform will enable us to continue to deliver for applications including consumer electronics, fitness tracking, wearables and IoT.”

Robert Richter, Senior Expert, ASIC Development, at Bosch

Key Benefits of Cadence® Indago™ Debug Platform

A Paradigm Shift in Debug Methodology Cutting Debug Time in ½

- 2X debug productivity improvement with Indago through:

- Patented Root Cause Analysis technology
- BIG Data concepts for intelligent automation
- Integrated Analysis GUI scalable from IP-to-SoC level debug


- 3 Indago platform Apps addressing specific debug tasks

- Debug Analyzer: RTL/GL and Testbench
- Embedded Software Debug: Synchronized ESW/HW
- Protocol Debug: Interface protocol functional validation


- Supports Cadence and 3rd party verification engines

- Debug Analyzer: Phased RTL/TB support through next several releases
- Embedded SW: Today (unmodified TARMAC trace files)
- Protocol Debug: Today (for supported protocols)

Today's Verification Effort using Indago Debug Platform



Source: Verification engineer survey by Cadence



The Indago™ Root Cause Analysis (RCA) Engine




Mature, intuitive and ubiquitous

- The entire Indago Debug Platform is built on top of a mature RCA engines
- The Indago RCA Engines have existed for 8 years
 - Previously only available in advanced CAST analysis tool
 - Now being leveraged by all Debug Apps
- Access to the underlying engine appears in almost all GUI components
 - Click on any variable to traverse time and space to show cause of the variable change
 - Click on a source line to be taken through time to the last/next time that line executed
 - Intuitive RCA component to provide users with a guided tour through a bug scenario
 - Can traverse through language barriers
- Indago provides **unparalleled RCA capabilities** in our industry

Competitors Debug Solutions

RCA on RTL Only


- Competitors provide RCA on RTL/GL design only
 - RTL only one piece of the debug picture
- Engineers are forced to debug with severely limited visibility into other aspects of the environment



Indago™ Root Cause Analysis

RCA across all aspects of the simulation

Causal Relationships to explore



Indago™ Root Cause Analysis

Direct Access RCA buttons

- Direct Access RCA buttons are present in many Indago debug components
 - SmartLog, Source Viewer, Variables, Active Threads, Time Tables, Search Results, etc.
- Allows immediate access to a debug point of interest
 - Variable change, last/next time a source line executed, last/next time a message was printed
 - After clicking, debug location is updated and all components update accordingly

Debug location updated

```
71 // This method calculates the parity
72 function bit calc_parity(int unsigned num_of_data_bits=8,
73 bit[1:0] ParityMode=0);
74 bit temp_parity;
75
76 if (num_of_data_bits == 6)
77 temp_parity = ^payload[5:0];
78 else if (num_of_data_bits == 7)
79 temp_parity = ^payload[6:0];
80 else
81 temp_parity = ^payload;
```

Direct Access Buttons in Source Viewer




| Source Code | Source File |
|---|-----------------------------------|
| (no filter) | (no filter) |
| 272 function new(string name="u2a_bad_1 /.../uart_ctrl_virtual_seq_lib.sv | /.../uart_ctrl_virtual_seq_lib.sv |
| 121 function new(string name="uart_ctrl_ /ho.../uart_ctrl_reg_seq_lib.sv | /ho.../uart_ctrl_reg_seq_lib.sv |
| 51 function new (string name = "apb_trar /home/cgo.../apb_transfer.sv | /home/cgo.../apb_transfer.sv |
| 67 function new(string name = "uart_frar /home/cgoss.../uart_frame.sv | /home/cgoss.../uart_frame.sv |
| 72 function bit calc_parity(int unsigned n /home/cgoss.../uart_frame.sv | /home/cgoss.../uart_frame.sv |
| 129 fun | /home/cgoss.../uart_seq_lib.sv |

Direct Access Buttons in Search Window. Clicking will open Source and set debug location

Indago™ Root Cause Analysis

Root Cause Analysis Component

- RCA Component provide a list of causal relationships to explore for any scenario
 - Seamless language traversal from TB to RTL
 - Saves entire debug decision tree
 - Can revert back to previous point or launch new investigation
 - Users no longer lost in the debug process




Visualize entire debug decision tree

Investigate any variable on current line

Indago™ Root Cause Analysis

RCA across all aspects = increased recording

Causal Relationships to explore




Indago™ Big Data Analysis

What makes Indago unique

- Recording additional data allows for powerful analysis capabilities such as:
 - **Root Cause Analysis (RCA)**
 - RCA Component
 - Direct Access
 - **Playback Debugger** (forward/backward single stepping)
 - **SmartLog** (All messages saved to DB for querying/filtering as well as read/writing)
 - **SmartPrint** (write new print statement on the fly to the SmartLog DB)
 - **Time Tables** (charting of all accesses to objects over time)
 - **Powerful Searching** (organized, tabbed results)
 - **Call stack analysis** (walk through all stack frames in post process)
 - **Variables Table** (local/global variables accessible as you step)
- Let's take a closer look at some of these features now ...

Indago™ Big Data Analysis Playback Debugger*

- Allows for instant replay of the debug scenario without re-running
 - Step backward or forwards through time and space
 - Direct Access to any execution point
 - Code coverage visualization
 - Over recording window
 - Single click breakpoints
 - Tabs for multiple source files
 - Quick call stack walking
 - Access to all source files
 - Debug scope shaded background



Indago™ Big Data Analysis SmartLog

- Write messages to SmartLog on the fly while debugging
- Messages from all languages (tool messages as well)
- Powerful filtering/querying
- Direct Access
- Colourized messages by type
- Debug Location indication
- Error message indication
- Message waveform visualization
- Verbosity slide control

The screenshot shows the SmartLog application window. At the top, there is a search bar with '0 (ns)' to '690 (ns)' and a 'Verbosity' slider. Below this is a table of messages with columns for 'Scope', 'Simulation Time (ns)', and 'Message'. The 'Scope' column is highlighted with a red box, and a blue callout box points to it with the text 'Configurable columns allow complete control over messaging output'. The 'Message' column is also highlighted with a red box, and a blue callout box points to it with the text 'Error messages automatically highlighted'. A blue callout box at the top right points to the search and filter area with the text 'Can layer filters and save queries for sharing'. The error message in the table is: 'UVM_ERROR - received transfer with Wrong Parity - cdn_multi_slave_monitor - @7247 expected: 0xf7 actual: 0xd7'. Below the table, there is a summary section: '--- UVM Report catcher Summary ---' followed by statistics for demoted and caught reports.

Can layer filters and save queries for sharing

Error messages automatically highlighted

Configurable columns allow complete control over messaging output

Indago™ Big Data Analysis SmartPrint*

- Indago allows users to **add a print statement to your log without re-running**
- Saves lengthy debug iterations
 - Traditional debug flow requires adding print statement, recompile, re-elaborate, re-run, remove print statements

Activate SmartPrint for any line with Direct Access through RMB

```
58 //calculate the parity bits
59 function bit [7:0] cdn_multi_transfer::calc_parity(cdn_regs_cfg cdn_cfg);
60     calc_parity = 0;
61     if ((m_chnl && cdn_cfg.chnl_b.parity_en) || (!m_chnl && cdn_cfg.chnl_a.parity_en)) begin
62         for( int i=0; i<8; i++)
63             calc_parity[i]=data[i]^
64         end
65     endfunction : calc_parity
66
```

Add Calculated Messages

Note: Calculated messages will be added only on the recorded time windows

Message i = parity = call

Show 1000 Messages

Time Range to ns

Verbosity =

OK Cancel

SmartPrint auto-completes for variables in local scope

Debug location Indicated

| | |
|-----|--|
| 690 | i = N/A , parity = 'h00 |
| 690 | i = 0 , parity = 'h01 |
| 690 | i = 1 , parity = 'h03 |
| 690 | i = 2 , parity = 'h07 |
| 690 | i = 3 , parity = 'h07 |
| 690 | i = 4 , parity = 'h17 |
| 690 | i = 5 , parity = 'h37 |
| 690 | i = 6 , parity = 'h77 |
| 690 | i = 7 , parity = 'hf7 |
| 690 | UVM_ERROR - received transfer with Wrong Parity - cdn_multi_slave_moni |
| 690 | --- UVM Report catcher Summary --- |
| 690 | Number of demoted UVM_FATAL reports : 0 |

Messages added to SmartLog. Coloured to indicate SmartPrint message




Indago™ Debug Platform

Unified Analysis GUI

- Debug data from all sources visualized in the same GUI

- **Eliminates** GUI context switching
- **Consistent** debug experience
- **Quick** ramp up



- **Unified** RCA across debug data sources
- Complete **synchronization**
- **App specific** customization



Messaging DB




Embedded SW DB



TB/RTL Source Execution DB



VIP DB



Embedded SW Testbench RTL/GL SystemC Waveform DB



Debug DB

Indago™ Unified Analysis GUI

What makes Indago unique

- The GUI itself has many unique features, including:
 - Quick Launch (easy to access supporting debug components)
 - Filtering and sorting in most components (allows users to find information quickly)
 - Debug Stars (set bookmarks for quick return to any debug location)
 - Value Highlighting (visual comparisons/pattern identification through colourization)
 - Debug Location Indication (clear marker in all components)
 - Debug Notes (capture debug information for quick handoff)
 - Debug Handoff (save the state of the entire GUI for quick handoff)
- Let's take a closer look at some of these features now ...

Indago™ Unified Analysis GUI

Filtering and Sorting

- **Fast search and filtering** is key to finding the right information quickly
- Most all windows in Indago have a **consistent** filtering solution
 - Can filter criteria for each column
 - Can combine filters to narrow results

The screenshot displays three windows from the Indago GUI, illustrating consistent filtering and sorting across different views.

Tops Window: Shows a table with columns Name, Type, and Value. The 'wb_interface' entry is highlighted. A blue callout box states "Consistent filtering on any column".

state Window: Shows a table with columns Name, Type, and Size. The 'state' entry is highlighted. A blue callout box states "Can combine filters".

Time Tables Window: Shows a table with columns Value, Time (ns), Delta Time (ns), Source File, and Source Line. The 'State_0' entry is highlighted. A blue callout box states "Can combine filters".

| Name | Type | Value |
|---------------|---------------|-------------|
| wb_interface | (no filter) | (no filter) |
| uart_ctrl_top | uart ctrl top | |
| uart_dut | | |
| wb_interface | | |

Showing 3 items

| Name | Type | Size |
|---------|-------------|-------------|
| state | (no filter) | (no filter) |
| wbstate | reg | [1:0] |

Showing 1 out of 25 items

| Value | Time (ns) | Delta Time (ns) | Source File | Source Line |
|---------|-----------|-----------------|---------------------|-------------|
| State_0 | > 246 | (no filter) | (no filter) | (no filter) |
| State_0 | 286 | 10 | /home/.../uart_wb.v | 209 |
| State_0 | 326 | 10 | /home/.../uart_wb.v | 209 |
| State_0 | 366 | 10 | /home/.../uart_wb.v | 209 |

Indago™ Unified Analysis GUI

Value Highlighting

- Tag values with a colour or custom name
- All matching GUI values are highlighted
- Quick compare of values
 - No need to write value down
- Recognize patterns within data sets
- Colouring also applied to waveforms
- Very useful for debug handoff

Highlighting also appears in waveform



Highlight unexpected values for debug handoff

Colours help identify patterns within the data

The screenshot shows the Indago GUI with three main panels: Variables, Watches, and Time Tables. The Variables panel shows a list of variables with their values. The Time Tables panel shows a list of time points with their values and source files. A blue box highlights the 'Unexpected (State_2)' value in the Variables panel.

| Name | Type | Value |
|-------------|-------------|----------------------|
| (no filter) | (no filter) | |
| wb_cyc_is | reg | 1 |
| wb_rst_i | input port | 0 |
| wb_stb_is | reg | 1 |
| wbstate | reg | Unexpected (State_2) |
| wre | reg | 0 |

| Value | Time (ns) | Delta Time (ns) | Thread ID | Source File | Source Lin. |
|----------------------|-------------|-----------------|--------------|-----------------|-------------|
| (no filter) | (no filter) | (no filter) | (no filter) | (no filter) | (no filter) |
| 'hx | 0 | 0 | Main Thre... | /h.../uart_wb.v | 209 |
| State_0 | 1 | 1 | Main Thre... | /h.../uart_wb.v | 209 |
| State_1 | 226 | 225 | Main Thre... | /h.../uart_wb.v | 209 |
| Unexpected (State_2) | 236 | 10 | Main Thre... | /h.../uart_wb.v | 209 |
| State_0 | 246 | 10 | Main Thre... | /h.../uart_wb.v | 209 |
| State_1 | 266 | 20 | Main Thre... | /h.../uart_wb.v | 209 |
| Unexpected (State_2) | 276 | 10 | Main Thre... | /h.../uart_wb.v | 209 |
| State_0 | 286 | 10 | Main Thre... | /h.../uart_wb.v | 209 |
| State_1 | 306 | 20 | Main Thre... | /h.../uart_wb.v | 209 |
| Unexpected (State_2) | 316 | 10 | Main Thre... | /h.../uart_wb.v | 209 |
| State_0 | 326 | 10 | Main Thre... | /h.../uart_wb.v | 209 |
| State_1 | 346 | 20 | Main Thre... | /h.../uart_wb.v | 209 |
| Unexpected (State_2) | 356 | 10 | Main Thre... | /h.../uart_wb.v | 209 |
| State_0 | 366 | 10 | Main Thre... | /h.../uart_wb.v | 209 |

Indago™ Unified Analysis GUI

Debug Handoff

Debug Stars

The screenshot shows the Indago GUI interface. On the left, a code editor displays Verilog code with line 83 highlighted. A blue callout box labeled "Value highlighting" points to the value "0x82836e1" in the search results table. The search results table has columns for Value, Position, Start Time (ns), and Seq Num. On the right, a "Variables" panel shows a list of variables with their types and values. A "Debug Stars" window is open, listing several events with star icons, such as "Executed line 141" and "Reached Assignment of var calc_parity".

Debug Notes


Waveform window state

A "Debug Notes" dialog box is shown, containing a message: "Hi Joerg, Please have a look at the input data value highlighted in the GUI and waveform. I traced the value through the design and send it to the wave. This seems invalid according to the spec. Can you have a look?". Below the message is a "Uwe" field and a "Close" button.

The waveform window displays a signal trace over time. A blue callout box labeled "Highlighting in wave" points to a specific data point in the waveform, which is highlighted in yellow. The time axis shows values from 520ns to 690ns.

Indago™ Apps

- Apps are individual products targeted at a specific debug task
 - Indago Debug Analyzer App: RTL/GL/TB debug
 - Indago Embedded SW Debug App: Embedded SW/HW Debug
 - Indago Protocol Debug App: Debug of Verification IP Protocol Traffic



Indago™ Debug Analyzer App

The screenshot displays the Indago Debug Analyzer App interface with several key components highlighted by blue callout boxes:

- SmartLog Analysis:** Located in the top-left pane, it shows a list of simulation messages. A message at 690 ns is highlighted, showing UVM_ERROR - received transfer with Wrong Parity - cdn_multi_slave_mon.
- Source Viewer with forward/reverse stepping:** The central pane shows the source code for `cdn_multi_slave_monitor.sv`. The code includes logic for performing checks and handling errors. A cursor is positioned at line 141.
- Variables Table:** Located in the top-right pane, it displays a table of variables. The table has columns for Name, Type, and Value. The variables listed are `um_test_top`, `this`, `tr`, `expected_parity`, `cdn_cfg`, and `tr.m_parity`.
- Access a wealth of specialized debug components:** A red-bordered sidebar on the right contains a menu of debug components, including SmartLog, Cause Analyzer, Variables, Call Stack, Active Threads, Time Tables, Tops, Search Results, Data Exploration, Instances, Breakpoints, and Diagnostics.
- Synchronized Waveform:** The bottom pane shows a waveform view with a Design Browser on the left. The waveform displays signals such as `clk`, `r_ack`, `r_addr[2:0]`, `r_data_wr[7:0]`, `r_rd`, `r_wr`, `reset`, `s_data[7:0]`, and `s_valid`. The time axis ranges from 0 to 600 ns.

Indago™ Embedded Software Debug App

The screenshot displays the Indago Embedded Software Debug App interface, which is divided into several key sections:

- Source Code View:** On the left, the C source code for `uart.c` is shown. A blue callout box with the text "Step forward/backward in source code" points to the navigation arrows above the code. Another callout box with "Go to next/previous execution of any line" points to the execution markers on the left side of the code.
- Disassembly View:** In the center, the assembly code for the current instruction is displayed. A blue callout box with "View disassembly code" points to this area.
- Multi-Core View:** On the right, a "Cores" panel lists several cores (a53_core0 through a53_core3). A blue callout box with "Switch cores in multi-core view" points to this list.
- Waveform View:** At the bottom, a "Waveform 1 - SimVision" window shows a timing diagram. A blue callout box with "Move time cursor in waveform view" points to the time cursor, which is currently set to `3,587,080,000fs`.

The interface also includes a top menu bar, a toolbar with various debugging tools, and a right-hand sidebar with panels for SmartLog, Variables, Registers, Time Tables, Breakpoints, Call Stack, Cores, and Memories.

Indago™ Protocol Debug App

Next-generation protocol debug aid


- Simplifies debug by illuminating design and VIP behavior
- Support for 12 popular protocols in 2015, others to follow
- Seamless integration with all major simulators

Smart Log

Life Story

Channel Viewer

State Machine Viewer




Indago™ 3rd Party Support

Initial feature set for 15.1

- Indago:
 - Enables synchronized debug of Verilog RTL/GL signals with VIP or Embedded SW on any simulator
- Indago Apps:
 - Debug Analyzer App
 - RTL/GL: Verilog Basic types (No MDA's, No Assertions, No transactions, No SV, No VHDL)
 - Protocol Debug App:
 - Full support for dumping of Indago™ debug DB's from any simulator
 - Synchronized debug of supported RTL/GL signals together with VIP
 - Embedded SW Debug App:
 - Embedded SW debug DB creation from unmodified ARM TARMAC trace files generated by any simulator
 - Only for currently supported cores
 - Synchronized debug of supported RTL/GL signals together with Embedded SW
- More RTL/GL/TB **features will come in phases** over the next few releases

Indago™ 3rd Party Debug Flow

All Apps Combined




Summary: New Cadence® Indago™ Debug Platform

- ✓ **2X** debug productivity improvement
 - Indago Debug Platform CUTS Your DEBUG TIME in HALF
 - Gain more TIME back in your LIFE
 - Customers* are seeing these benefits today!

- ✓ **3 Apps** addressing specific debug tasks
 - RTL/GL and Testbench
 - Synchronized ESW/HW
 - Interface protocol functional validation
 - *More Apps to come*

✓ **Available Today!**

Today's Verification Effort using
Indago Debug Platform



Source: Verification engineer survey by Cadence



*Customers like Renesas, Siemens, and TI presented about their success at CDNLive. ST has a success story published on Cadence.com.

cā dence[®]