

# Indago<sup>™</sup> Debug Platform Overview

September 2015



# Debugging Continues to be the Most Time Consuming Effort by 50%

#### And it's getting worse. Totaly's Verification Effort



Increasingly larger SoC designs and many iterations<sup>uper by Cadence</sup> producing Terabytes of Data

Finding the source of the bug is becoming like finding "a needle in a hay stack"





What would you do if you were given 25% of your TIME back? Cadence set out to do exactly that

#### But HOW ???

#### > Debug platform architected Toolay the griduation Effort

Leveraging the latest in s/w database anthe tecture as the latest in 1/2 of a common framework for performance, extensibility, and scalability

**Common Debug Platform** 

25%

Sp

Design

Debug

Automation

### Platform extensibility, scalability, and integration

User-selected Apps covering various functional verification 25% to view and debug from IP-to-SoC level across functiona





- TIME Savings
- Coverage analysis
- Test planning
- Test creation
- Test execution

cadence

Patented Root Cause Analysis (RCA) Technology and BIG Data Techniques

Leverage patented RCA technology together with BIG Data techniques to quickly find the source of the bug

#### Introducing Cadence<sup>®</sup> Indago<sup>™</sup> Debug Platform Finding the <u>Source</u> of the <u>Bug</u> after <u>One</u> Debug <u>Run</u> is NO Longer a Dream



"Cadence's Indago Debug Analyzer App has improved our debug productivity up to 50 percent because it helps us find the root cause of the bugs faster with features like reverse debugging. We believe the Indago Debug Platform will enable us to continue to deliver for applications including consumer electronics, fitness tracking, wearables and IoT." Robert Richter, Senior Expert, ASIC Development, at Bosch



#### Key Benefits of Cadence<sup>®</sup> Indago<sup>™</sup> Debug Platform A Paradigm Shift in Debug Methodology Cutting Debug Time in ½

- 2X debug productivity improvement with Indago through:
  - Patented Root Cause Analysis technology
  - BIG Data concepts for intelligent automation
  - Integrated Analysis GUI scalable from IP-to-SoC level debug
- 3 Indago platform Apps addressing specific debug tasks
  - Debug Analyzer: RTL/GL and Testbench
  - Embedded Software Debug: Synchronized ESW/HW
  - Protocol Debug: Interface protocol functional validation
- Supports Cadence and 3rd party verification engines
  - Debug Analyzer: Phased RTL/TB support through next several releases
  - Embedded SW: Today (unmodified TARMAC trace files)
  - Protocol Debug: Today (for supported protocols)





# The Indago<sup>™</sup> Root Cause Analysis (RCA) Engine Mature, intuitive and ubiquitous

- The entire Indago Debug Platform is built on top of a mature RCA engines
- The Indago RCA Engines have existed for 8 years
  - Previously only available in advanced CAST analysis tool
  - Now being leveraged by all Debug Apps
- Access to the underlying engine appears in almost all GUI components
  - Click on any variable to traverse time and space to show cause of the variable change
  - Click on a source line to be taken through time to the last/next time that line executed
  - Intuitive RCA component to provide users with a guided tour through a bug scenario
  - Can traverse through language barriers
- Indago provides unparalleled RCA capabilities in our industry

6



#### Competitors Debug Solutions RCA on RTL Only

- Competitors provide RCA on RTL/GL design only
  - RTL only one piece of the debug picture
- Engineers are forced to debug with severely limited visibility into other aspects of the environment









#### cādence®

# Indago<sup>™</sup> Root Cause Analysis

**Direct Access RCA buttons** 

- Direct Access RCA buttons are present in many Indago debug components
  - SmartLog, Source Viewer, Variables, Active Threads, Time Tables, Search Results, etc.
- Allows immediate access to a debug point of interest
  - Variable change, last/next time a source line executed, last/next time a message was printed
  - After clicking, debug location is updated and all components update accordingly

Debug location			Q Sear	ch Results
updated	- 🗶 KI 🗷 🔀 🔁 🛃 🛯 🤐	÷ [	2 function	् 🖫
sfer.sv 🗙 🗾	uart_frame.sv × uart_seq_lib.sv ×	uart_ctrl_virtual_seq_li 🖌 🕨	🗉 🔍 Searc	h for: function
	// This method calculates the parity	up of data bits=9 6	Source (	5455) × Val
	bit[1:0] ParityMode=0);	uni_oi_data_bits=o,	✓ record	ed 🗌 non-reco
74	bit temp_parity;		I Dour	ce Code
75				(1
76 🔾 🕨	if (num_of_data_bits == 6)		1 🕨 27	2 function new
	temp_parity = ^payload[5:0];		I 💽 12	1 function ne
	else if (num_of_data_bits == /)		5 ا	1 function nev
79	temp_parity = ^payload[6:0];		<ul><li>● 6</li></ul>	7 function nev
	teren parity - Appyload		7 کې 1	2 function bit
			12	9 <mark>furstion</mark> of
	Direct Access			Direc
	Buttons in			Wi
	Source Viewer			Sour
9 © 2015 Cad	ience Design Systems, inc. Air rights reserved.			500I

•										
🔾 Search Re	esults	;							Ð	-
unction	্ৰ 🗲									
Search for	functio	on ×						4	N I	_
• scarch for	Turreen	011 2						N	VI	┛
Source (5455)	×	Value	(0) ×	Type (1)	×	Log (0)	×	4	▷ [	3
✓ recorded	/ recorded 🗌 non-recorded									
🛛 🕞 Source Cod	le					Source File				J
		(no t	filter)				(no fi	lter)		Ť
🕩 💽 272 fu	nctio	n new(s	string na	ame="u2a_b	ad_i	//uart_ct	rl_virt	tual_seq_li	b.sv	
🕩 🕑 121 🕇	inctio	new(	string n	ame="uart_	ctrl_	/ho/uart	_ctrl_	reg_seq_lil	o.sv	
🕩 💽 51 fu	nctio	n new (	string n	ame = "apb_	trar	/home/cgd	/ap	b_transfe	r.sv	
🕩 67 <mark>fu</mark>	nctio	n new(s	string na	ame = "uart_	frar	/home/cgd	oss/	/uart_frame	e.sv	
💽 72 fu	nctio	n bit ca	lc_parity(	(int unsigne	ed n	/home/cgd	)ss/	/uart_frame	e.sv	
🛛 💽 129 🛛 fi	urtt				le e el	(homology	os/u	uart_seq_li	o.sv	
Direct Access Buttons in Search										
		Wind	ow C	licking wi	ΠQ	nen				
	c			ot dobug		otion		c a d	ΔГ	• 7
		bource	anu s	er debug		allon		ιαυ		

#### Indago<sup>™</sup> Root Cause Analysis Root Cause Analysis Component

• RCA Component provide a list of causal relationships to explore for any scenario

SmartLog

X Variables

Cause Analyze

- Seamless language traversal from TB to RTL
- Saves entire debug decision tree
  - Can revert back to previous point or launch new investigation
  - Users no longer lost in the debug process





#### cādence®

#### Indago<sup>™</sup> Big Data Analysis What makes Indago unique

• Recording additional data allows for powerful analysis capabilities such as:

- Root Cause Analysis (RCA)
  - RCA Component
  - Direct Access
- Playback Debugger (forward/backward single stepping)
- SmartLog (All messages saved to DB for querying/filtering as well as read/writing)
- SmartPrint (write new print statement on the fly to the SmartLog DB)
- **Time Tables** (charting of all accesses to objects over time)
- Powerful Searching (organized, tabbed results)
- Call stack analysis (walk through all stack frames in post process)
- Variables Table (local/global variables accessible as you step)
- Let's take a closer look at some of these features now ...

### Indago<sup>™</sup> Big Data Analysis Playback Debugger\*

- Allows for instant replay of the debug scenario without re-running
  - Step backward or forwards through time and space
  - Direct Access to any execution point
  - Code coverage visualization
    - Over recording window
  - Single click breakpoints
  - Tabs for multiple source files
  - Quick call stack walking
  - Access to all source files
  - Debug scope shaded background



#### Indago<sup>™</sup> Big Data Analysis SmartLog

- Write messages to SmartLog on the fly while debugging
- Messages from all languages (tool messages as well)
- Powerful filtering/querying
- Direct Access
- Colourized messages by type
- Debug Location indication
- Error message indication
- Message waveform visualization
- Verbosity slide control

ng		Can laver filters and
SmartLog		save queries for
		oboring
		snanng
(ns) [10 690 (ns) ] Veri	bosity =	· · · · · · · · · · · · · · · · · · ·
Keep - Message -	4	
▶ 目 ☆ Scope	Simulation Time (ns)	Message ¥
reporter	<b>1</b> 430	UVM_INFO - Wrote register via map regmodel.block_regmodel.uvm_reg_map: regmodel.block_regmodel.CLAB_AUDI0_CONF=0x7 🛽 🗖
🖪 🖲 🏠 uvm_test_top.clab_tb.cdn_parallel_agent.driver	<b>430</b>	UVM_INFO - reg configuration done
💽 🌒 🏠 uvm_test_top.clab_tb.cdn_serial_agent.driver	<b>430</b>	UVM_INFO - reg configuration done
🕢 🌒 🏠 uvm_test_top.clab_tb.cdn_serial_agent.driver	570	UVM_INFO - Item 1 Sent
🖪 🌑 🏠 top.dut_inst.audio_subsystem.arbiter	N 632	Arbiter changed state from: IDLE0 to: GNT1
🖪 🌑 🏠 top.dut_inst.audio_subsystem.arbiter	№ 651	Arbiter changed state from: GNT1 to: IDLE0 Error messages
💽 🌑 🏠 reporter	▶ 670	UVM_INFO - parallel transaction was sent to callback method
🖪 🜑 🏠 uvm_test_top.clab_tb.cdn_parallel_agent.driver	<b>670</b>	UVM_INFO - Item 1 Sent automatically
◀ ● ☆ uvm_test_top.clab_tb.cdn_scoreboard_a_mbx	₿ 670	UVM_INFO - transaction was sent through mailbox highlighted
🖪 🌑 🏠 top.dut_inst.audio_subsystem.arbiter	№ 671	Arbiter changed state from: IDLEO to: GNT1
💽 🌑 🏠 top.dut_inst.audio_subsystem.arbiter	№ 671	Arbiter changed state from: IDLE0 to: IDLE0
🕞 📀 😭 uvm_test_top.clab_tb.cdn_multi_agent.monitor	N 690	UVM_ERROR - received transfer with Wrong Parity - cdn_multi_slave_monitor - @7247 expected: 0xf7 actual: 0xd7
💽 🌑 🏠 uvm_pkg::uvm_report_catcher::f_display	N 690	UVM Report catcher Summary
▶ ● 🏠 uvm_pkg::uvm_report_catcher::f_display	N 690	Number of demoted UVM_FATAL reports : 0
▶ ● 🏠 uvm_pkg::uvm_report_catcher::f_display	N 690	Number of demoted UVM_ERROR reports : 0
🗈 🜑 🏠 uvm_pkg::uvm_report_catcher::f_display	M 690	Number of demoted UVM_WARNING reports: 0
🕑 🖲 🏠 uvm_pkg::uvm_report_catcher::f_display	M 690	Number of caught UVM_FATAL reports : 0
🕨 🖲 🏠 uvm_pkg::uvm_report_catcher::f_display	№ 690	Number of caught UVM_ERROR reports : 0
🕑 🜑 🏠 uvm_pkg::uvm_report_catcher::f_display	M 690	Number of caught UVM_WARNING reports : 0
Configurable	columns	

Configurable columns allow complete control over messaging output

cādence®

#### Indago<sup>™</sup> Big Data Analysis SmartPrint\*

- Indago allows users to add a print statement to your log without re-running
- Saves lengthy debug iterations
  - Traditional debug flow requires adding print statement, recompile, re-elaborate, re-run,

remov	le print statements	58 //ca	culate the parity bits		
	•	59 fu	nction bit [7:0] cdn_m	ulti_transfer::calc_parity(cdn_regs_cfg cdn_cfg);	
	Activate Smart	Print 60 O I C	alc_parity = 0;		
	Activate Offarti	61 O 🕢 ii	f ((m_chnl && cdn_cfg.c	hnl_b.parity_en)    (!m_chnl && cdn_cfg.chnl_a.parity_en)) <b>k</b>	egin
	for any line w	'ith	<b>for( int</b> i=0; i<8; i++)	Add Calculated Messages	$\odot$ $\otimes$
	Direct Acces	63 🖸 🚺 🖌	′calc_parity[i]=data[i]1	Note: Calculated messages will be added only on the recorded time windows	
		64(	end		
	through RM	B 65 en	dfunction : calc_parity	\${calc_parity}	
Debug		66			
	i – N/A parity – lb00				
	T = N/A , parity = 1100		SmartPrint a	auto-	
Indicated <sup>90</sup>	i = 0 , parity = 'h01			for	
· · · · · · · · · · · · · · · · · · ·	i = 1 , parity = 'h03		completes		
💽 🖸 🏠 🖬 690	i = 2 , parity = 'h07	Messages added to	variables in	local	
💽 🖸 🗘 🖬 690	i = 3 , parity = 'h07	SmartLog. Colourized	scope	Show 1000 - Messages	
🕨 🕘 🏠 🖬 690	i = 4 , parity = 'h17	to indicate SmartPrint			
🕨 🕒 🏠 🔳 690	i = 5 , parity = 'h37	message		Time Range 10 100 200 300 400 500	
🕨 🕘 🏠 🔳 690	i = 6 , parity = 'h77	/		From 0 to 690 ns 🔻	
🕨 🔮 🏠 🔳 690	i = 7 , parity = 'hf7				
🕨 😒 🚖 🛚 690	UVM_ERROR - received transfer with W	rong Parity - cdn_multi_slave_moni		verbosity =	
🕨 🌑 🏠 🔣 690	UVM Report catcher Summary				Cancel
▶ ● ☆ N 690	Number of demoted UVM_FATAL repor	ts : 0		(	«
15 © 2015 Cadence	e Design Systems, Inc. All rights reserved.			C	adence

### Indago<sup>™</sup> Debug Platform Unified Analysis GUI

- Debug data from all sources visualized in the same GUI
  - Eliminates GUI context switching
  - Consistent debug experience
  - Quick ramp up



- Unified RCA across debug data sources
- Complete synchronization
- App specific customization



#### Indago<sup>™</sup> Unified Analysis GUI What makes Indago unique

#### • The GUI itself has many unique features, including:

- Quick Launch (easy to access supporting debug components)
- Filtering and sorting in most components (allows users to find information quickly)
- Debug Stars (set bookmarks for quick return to any debug location)
- Value Highlighting (visual comparisons/pattern identification through colourization)

cadence

- Debug Location Indication (clear marker in all components)
- Debug Notes (capture debug information for quick handoff)
- Debug Handoff (save the state of the entire GUI for quick handoff)
- Let's take a closer look at some of these features now ...

17

### Indago<sup>™</sup> Unified Analysis GUI Filtering and Sorting

- Fast search and filtering is key to finding the right information quickly
- Most all windows in Indago have a consistent filtering solution
  - Can filter criteria for each column
  - Can combine filters to narrow results



### Indago<sup>™</sup> Unified Analysis GUI Value Highlighting

- Tag values with a colour or custom name
- All matching GUI values are highlighted
- Quick compare of values
  - No need to write value down
- Recognize patterns within data sets
- Colouring also applied to waveforms

identify

Very useful for debug handoff



	x	Varia	bles						F	ب
		۵z	0 / / .		2					
name		lame	(no filter)	Type (n reg	o filter)	Value	Cus spe	stom name cific values		*
name		⊡ wt	stb is	reg	ar port	1				
hted	wbstate      wre      Showing 7 items		reg reg		Unexpec 0	ted (State_2)		F		
	- · · ·	Wat	ches							
	•••	Time	Tables						é	P _
5	As	signme	ents of: wbstate	×	Assignme	ents of: clk	: × A	ssignments of: wb	_cyc_ 4 🕨	
	(†	<u>ت</u> ا	value		(ns)	Delta Time (ns)	Inread ID	Source File	Source Li	.n. ~~
S		I ☆	(no filter) ' <b>hx</b>		(no filter	(no filter) 0	(no filte Main Thr	r) (no filter) e /h/uart_wb.v	(no filt) 209	er
		<ul> <li>▲ ☆</li> </ul>	State_0		1	1	Main Thr	e /h/uart_wb.v	209	
Highlight		<ul> <li>■ ☆</li> <li>■ ☆</li> </ul>	State_1	4 - 01	226	225	Main Thr	e /h/uart_wb.v	209	
unexpected		<ul> <li>1</li> <li>1</li></ul>	State 0	ate_2)	230	10	Main Thr	e/n/uart_wb.v	209	
values for			State 1		240	20	Main Thr	e /h/uart_wb.v	209	
debug bando	ff	। ।	Unexpected (Sta	ate 2)	276	10	Main Thr	e /h/uart wb.v	209	
		<ul> <li>■ ☆</li> </ul>	State_0		286	10	Main Thr	e /h/uart_wb.v	209	
	w	<ul> <li>▲ ☆</li> </ul>	State_1		306	20	Main Thr	e /h/uart_wb.v	209	
	t a	<ul> <li>▲ ☆</li> </ul>	Unexpected (Sta	ate_2)	316	10	Main Thr	e /h/uart_wb.v	209	
	E	1	State_0		326	10	Main Thr	e /h/uart_wb.v	209	
	ssig	▲ ☆	State_1		346	20	Main Thr	e /h/uart_wb.v	209	
	¥.	1	Unexpected (Sta	ate_2)	356	10	Main Thr	e /h/uart_wb.v	209	
Colours help	ž	▶ ☆	State_0		366	10	Main Thr	e /h/uart_wb.v	209	
dentify patterns										
within the data										®

cādence

19 © 2015 Cadence Design Systems, inc. Air rights reserved.

### Indago<sup>™</sup> Unified Analysis GUI Debug Handoff

Debug Stars

← →											cad
	• I 🛋 🛋 🕨								🚖 🍳	🖌 🎛 🖽 Waveform 🖌 🖸	)x82836el <b>(</b>
			<b>Q</b> Search Results			ð	_ X \	Variables	1 🖸 👔	690] Executed line 141	
		Ψ.					100.17			690] Reached Assignment of va	ar calc parity
× parity.v	v x sync_fifo.v x audio.v x li	imiter.v 🗴 🔽 serial_if.v 🗴 🖌							Tyr 🛊 🗉 [	651] Value of chb parity = 0xd	d7
71	begin : FSM_SEQ			х		4 Þ		inte ( Ch )	1 YI 🛨 🖬 🖬	5311 Value of data temp = 0x0	082836e1
72	if (reset == 1'b1) begin	Value	hiahliahtina	(25) × Type (0)	× log (0) ×	4 5		(no filter)	in On	en Stars Manager	
74	state <= #1 READY; end else begin	value	ingingining	Malua	Position	Start Time (no) 4 Se		🖾 data	input port	0xzz	X Varia
75	state <= #1 next state;			Value	Position	Nu	n = 1	data out	output port	0x0	
76	end		(no filter)	(no filter)	(no filter)	(no filter) (n	•	data_temp	reg	0x82836e1	Call S
77	end		top.dut_inst.serial_if_in.	0x82836e1	[27:0]	531 1	- I	🖅 reset	input port	0	
78	//Output Logic		▶ top.dut_inst.serial_if_in.	0x82836e1	[27:0]	551 1		🖾 state	reg	0x8	E Activ
80	begin : OUTPUT LOGIC		▶ top.dut_inst.chb_data	0x82836e1	[27:0]	551 /		🖬 valid_out	output port	0	~
81	if (reset == 1 <sup>-</sup> b1) begin		▶ top.dut_inst.audio_sub.	0x0203001	[27:0]	551 7					•• Time
82	data_out <= #1 0;		top.dut_inst.audio_sub.	0x82836e1	[27:0]	572 6	1				
83	data_temp <= $\#10$ ;		top.dut inst.audio sub.	0x82836e1	[27:0]	572 6					
85	end		Top.dut inst.audio sub.	0x82836e1	[27:0]	572 7					0.500
86	else begin		▶ top.dut_inst.audio_sub.	0x82836e1	[27:0]	572 7					<b>4</b> 000
87	case(state)		▶ top.dut_inst.audio_sub.	0x82836e1	[27:0]	591 2					
88	(No Next Operations in this Line)		_ top.dut_inst.audio_sub.	0x82836e1	[27:0]	591 9	1	1111			D
89	(		The section of the se	0v8283661	127-01	501 0	Showin	ng 7 items			Inst
88	🗧 🗐 🗐 🔲 Match Case		(25)					Watches			
He and to These		100	Dobug N	otoo					500		
臣 *Main Thre	ead 10		Debug No	otes	(300 (*) (*)	400		_	500	· leoo	
<sup></sup> ⊞ *Main Thre rm win	ead II TOOW Format Windows Help		Debug No	otes		400		-	500	· Ieoo	
<sup></sup>		HIOO	Debug No	otes		400		-	500	' I600	C
E Main Thr rm win tate	ead TOOW Format Windows Help	Hioo	Debug No	otes		400 PDebug Location = 53105			500	· I600	( C S : 661⊻ 🔍
# Main Thr rm win tate × © Q	ead Format Windows Help Baseline == 0 Baseline == 0	HIOO	Debug No	otes		400 ●Debug_Location = 531ns			500	. 1600	( c s : 661 <b>⊻ ,,, t</b>
E *Main Thr rm win tate	ead Format Windows Help ins PMT - (2) Baseline = 0 or-Baseline = 651ns	Hi Joerg. Please have a look at the in traced the value through th according to the spec. Can	Debug No put data value highlighted in 1 le design and send it to the wa you have a look?	otes		Accation = 531ns				. 600	s : 661 <b>-</b> (C meA = 651ns
E *Main Thr rm win tate	ead Format Windows Help SI INST MAT	Hi Joerg, Please have a look at the in traced the value through th according to the spec. Can	Debug No pput data value highlighted in i e design and send it to the wi you have a look?	otes	1300	400 ▲Debug_Location = 531ns i30ns  540ns  550ns	560ns	s [570ns [580n	500 <b>-</b> 15  590ns  600	.  600   Time: ₽ 401.562771ns ns  610ns  620ns  630ns	C s:66i√ Q. 1 meA = 651ns 640ns [65
E ***ain Thr rm win tate × ○ @ ECurso Name B P	ead ID Format Windows Help 51 VINST MAT	Hi Joerg, Please have a look at the in traced the value through th according to the spec. Can	Debug No put data value highlighted in t e design and send it to the wa you have a look?	Otes	1300	400 ■Debug_Location = 531ns i30ns  540ns  550ns 08283681	560ns	5  570ns  580n 22283521	1500 <b>-</b> 1s   590ns   6001	.  600     Time: ₽  401.562771ns    100  620ns  630ns  782836±1 / 265836±1	C s:66i▼ Q. 1 meA = 651ns 640ns [65 s1
E +Main Thr rm win tate Name E Curso Name E Curso	ead ① Format Windows Help 51 ▼ Ins ♥ ₩* Baseline *= 0 or-Baseline *= 651ns Cursor ** 0 data_ext[31:0] 0 0000 10 0000000000000000000000000000	HIDO	Debug No put data value highlighted in t e design and send it to the wa you have a look?	otes	B00 ⊗ ⊗ ⊗ P 1 d [520ns  s 00	400 ■Debug_Location = 531ns 30ns  540ns  550ns 08289551 08289551	560ns	570ns  580n 27289621 00000000	1500 <b>-</b> 15 <u>590ns</u> 6000	.  600    Time: 2	C S:66I▼
R +Main Thr rm win tate Curso Name R P P P	ead Cursor ↔ data_temp[31:0] otha_data[31:0] otha_top(31:0) otha_top(3	Hijoerg.	Debug No	Otes	S00 	400 Debug_Location = 531ns 30ns  540ns  550ns 0022086x1 002208 00208	560ns 560ns 3651	5 570ns 580n 22283621 00000000 00000000 00000000	500 -	. I600 ☐ Time: 2 ☐ 401.562771ns I 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1	s:661⊻
E *Main Thr rm win tate Curso Name D D D	ead POOV Format Windows Help i1 ▼ ns Prt ← @ i1 ↓ 7855 € *400000 i1 ↓ 0000 € i1 00000000 i1 0000000 i1 000000 i1 0000000 i1 0000000 i1 0000000 i1 000000 i1 0000000 i1 0000000 i1 000000 i1 0000000 i1 0000000 i1 0000000 i1 0000000 i1 0000000 i1 000000 i1 0000000 i1 0000000 i1 000000 i1 00000 i1 000000 i1 000000 i1 00000 i1 000000 i1 000000 i1 00000 i1 000000 i1 0000000 i1 000000 i1 0000000 i1 0000000 i1 0000000 i1 00000000 i1 00000000 i1 0000000 i1 0000000 i1 0000000 i1 0000000 i1 0000000 i1 00000000 i1 00000000 i1 0000000 i1 0000000 i1 0000000 i1 0000000 i1 0000000 i1 0000000 i1 0000000 i1 0000000 i1 0000000 i1 000000 i1 000000 i1 00000000 i1 0000000 i1 0000000 i1 000000 i1 000000 i1 0000000 i1 0000000 i1 000000 i1 0000000 i1 000000 i1 0000000 i1 00000000 i1 000000000 i1 0000000000000 i1 000000000000000 i1 000	Hi Joerg, Hi Joerg, Hi Joerg, Please have a look at the in traced the value through th according to the spec. Can Hi Joerg, Please have a look at the input value through the design and s	Debug No	otes the GUI and waveform ave. This seems invali	S00	400 Debug_Location = 531ns i30ns  540ns  550ns 08288621 08286 0828	560ns 56621 36621 36621	5 [570ns [580n 22283621 0000000 00000000 00000000 00000000 0000	500 -	. I600 ∬Time: Ձ壳 [401.562771ns ∬Time: Ձ壳 [401.562771ns 101.562771ns 101.562771ns 101.562771ns 101.562771ns 101.562771ns 101.562771ns 101.562771ns 101.562771ns 101.562771ns 101.562771ns	s: 661⊻ 🔍 . s: 661⊻ 🔍 . 640ns (551ns 640ns (551ns 1000) 1000)
It +Main Thr rm win tate Curso Name Curso Name Curso Curs	ead POOW Format Windows Help 31 ▼ Ins Prt ← ← Baseline ▼ = 0 0000000 1 2 7853 ↓ 1 2 7855 ↓ 1 2 2000000 1 2 7853 ↓ 1 2 2000 ↓ 1 00000000 1 2 00000000 ↓ 1 0000 ↓ 1 00000000 1 2 00000000 ↓ 1 0000 ↓ 1 00000000 1 2 00000000 ↓ 1 0000 ↓ 1 000000000 1 2 00000000 ↓ 1 0000 ↓ 1 000000000	Hi Joerg. Hi Joerg. Hi Joerg. Hi Joerg. Hi Joerg. Hi Joerg. Please have a look at the input value through the design and s spec. Can you have a look?	Debug No pput data value highlighted in the e design and send it to the wi you have a look?	Otes the GUI and waveform ave. This seems invali GUI and waveform. If as invalid according to	BOO SOO A. I d U U SOO SOO SOO SOO SOO SOO SO	400 Debug_Location = 531ns 30ns  540ns  550ns 082888 082888 08288 08288 082888 08288 08288	560ns 9651 9651 9651	5  570ns  580n 2±2335±1 00000000 00000000 00000000 00000000	1500	. 600 ☐ Time: 2 401.562771ns ns 610ns 620ns 630ns 782836±3 782836±3 Highlighting	s:661⊻
It +Main Thr rm win tate Curso Name Name Curso Name Curso	ead ead Format Windows Help 51 ▼ Ins PK*= Baseline ▼= 0 or-Baseline ▼= 651ns • data_temp[31:0] • data_out[31:0] • data_out[31:0] • data_out[31:0] • data_out[31:0] • data_out[31:0] • data_out[31:0] • data_out[31:0] • horews_n_data[31:0] • horews_n_data[3	Hi Joerg, Hi Joerg, Hi Joerg, Please have a look at the intraced the value through the according to the spec. Can Hi Joerg, Please have a look at the input value through the design and a spec. Can you have a look? Uwel	Debug No put data value highlighted in the e design and send it to the wi you have a look?	otes	BOO	400 ■Debug_Location = 531ns 30ns  540ns  550ns 08283581 08283 082	560ns 9621 9621 9621 9621	5  570ns  580n 2 z2235z1 0000000 0000000 0000000 002235z1 02235z1	1500 18 590ns 6000	. 600 Тīme: இ⊟ 401.562771ns пs. 610ns 620ns 630ns 782836±1 786836± Highlighting	s : 661⊻ 🔍 ‡ meA = 651ns 640ns 652 21 2 2 3 2 3 2 3 2 3 3 3 3 3 3 3 3 3 3 3 3 3
It +Main Thr rm win tate × 0 Curso Name P Curso R P Curso Curso R P Curso R P Curso P	ead ead Format Windows Help 51 ▼ Ins PK* ← Baseline ▼ = 0 or-Baseline ▼ = 0 0 000000 1 h 2000 E 0 0000000 1 h 0000 E 0 0000000 0 0000000 1 h 0000 E 0 0000000 1 h 0000 E 0 0000000 1 h 0000 E 0 0000000 1 h 0000 E 0 0000000 0 0000000 1 h 0000 E 0 0000000 1 h 0000 E 0 0000000 0 0000000 0 0000000 1 h 0000 E 0 0000000 0 0000000 0 00000000 1 h 0000 E 0 0000000 0 00000000	Hi Joerg, Hi Joerg, Hi Joerg, Please have a look at the intraced the value through th according to the spec. Can Hi Joerg, Please have a look at the input value through the design and s spec. Can you have a look? Uwe	Debug No	otes	soo	400 Debug_Location = 531ns 30ns  540ns  550ns 08285651 08285 08285 08285 08285 08285 08285 08285 08285	560ns 36t1 36t1 36t1 36t1 36t1	5 570ns 580n 2 z283521 0000000 0000000 0000000 00283621 0223521	500 15   590ns   6000 100000000 100000000 100000000 100000000	. 600 Тіте: இ 401.562771ns пs  610ns  620ns  630ns 782836±1 786836± Highlighting wave	x : 661 √ 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2
E *Main Thr rm win tate Name P Name P Name P Name P Name P Name P Name P Name	ead Format Windows Help Format Help Format Help Format Windows Help Format Help	Hi Joerg, Please have a look at the in traced the value through th according to the spec. Can Hi Joerg, Please have a look at the input value through the design and e spec. Can you have a look? Uwe	Debug No	otes	Soo Soo Soo Soo Soo Soo Soo Soo	400 ■Debug_Location = 531ns 30ns  540ns  550ns 082895±1 08285 085	560ns 9621 9621 9621 9621	<ul> <li>570ns</li> <li>570ns</li> <li>580n</li> <li>z=2895E1</li> <li>0000000</li> <li>0000000</li> <li>0000000</li> <li>0000000</li> <li>002030E1</li> <li>02293E1</li> <li>02293E1</li> </ul>	500 15 590ns 6001 100000000 100000000 100000000 100000000	. 600 ☐ Time: S 401.562771ns ns  610ns  620ns  630ns 782836±1 782836± Highlighting Wave	s:661▼
E Main thr rm win tate Name P Name P Name P Name P Name P Name P Name P Name P Name	ead Format Windows Help 51 ▼ Ins Fr.*	Hi Joerg, Please have a look at the in traced the value through th according to the spec. Can Hi Joerg, Please have a look at the input value through the design and s spec. Can you have a look? Uwe	Debug No	otes	Soo Soo Soo Soo Soo Soo Soo Soo	400 ▲Debug_Location = 531ns 30ns [540ns 550ns 08283521 08283 0 0 0 0 0 0 0 0 0 0 0 0 0	560ns 9681 9681 9681	5 [570ns [580n 2 ±2836±1 3 0000000 3 0000000 3 0000000 3 0000000 3 0000000 3 002036±1 3 002036±1 3 002036±1 3 002036±1 3 002036±1	500 15   590ns   6001 16   00000000 1   000000000 1   00000000 1   000000000 1   00000000 1   000000000 1   000000000 1   000000000 1   0000000000 1   000000000 1   0000000000000 1   000000000 1   000000000000000 1   000000000000000 1   0000000000000000000000 1   00000000000000000000000000000000000	.  600 Time: S™  401.562771ns ns.  610ns  620ns  630ns 782836±1 (286836± 782836±1 (286836± 782836±1 (286836±) 00000000	s:661▼
E Main Thr rm win tate Name Curso Curso Name Name Curso Name Curso Name Curso Name	ead Pormat Windows Help in ms Prot ( ) Baseline ≠ = 0 or-Baseline ≠ = 651ns Cursor ↔ 00ns ( ) data_cut[31:0] chb_data[31:0] chb_data[31:0] chb_mux_in_	Hijoerg. Hijoerg. Hijoerg. Hijoerg. Hijoerg. Hijoerg. Please have a look at the input value through the design and s spec. Can you have a look? Uwe	Debug No	otes	Soo . I d . I craced the b the	400 Debug_Location = 531ns 30ns  540ns  550ns 08288621 08288 08 08 08 08 08 08 08 08 08	560ms 9621 9621 9621 9621	570ns  580n 2z2836£1 0000000 0000000 00000000 00000000 00000	500 15  590ns  600 00000000 00000000 00000000 000000	, воо Тітме: இ⊟ [401.562771ns па  610ns  620ns  630ns 782836±1 ,286835± Нighlighting wave	s:661▼
E *Main Thr rm win tate Cursc Mane Curs	ead Format Windows Help i1 ▼InS Prt ( 4 Baseline ▼= 0 or-Baseline ▼= 651ns Cursor ◆▼ 200000 i1 7858 € cdat_temp[31:0] i2 chb_data[31:0] i3 7858 € i3 00000 € i3 7858 € i4 0000 € i5 00000000 i5 0000000 i5 000000 i5 0000000 i5 000000000 i5 0000000 i5 00000000 i5 00000000 i5 00000000 i5 00000000 i5 0000000 i5 00000000 i5 0000000 i5 00000000 i5 00000000 i5 00000000 i5 00000000 i5 00000000 i5 00000000 i5 00000000 i5 000000000 i5 000000000 i	Hi Joerg. Hi Joerg. Hi Joerg. Hi Joerg. Hi Joerg. Hi Joerg. Please have a look at the input value through the design and s spec. Can you have a look? Uwe	Debug No	Otes	Soo	400   Debug_Location = 531ns  30ns  540ns  550ns  08286621  08286  0828	560ms 9661 9661 9661 9661 9661	5 570ns 5800 22283621 00000000 00000000 00000000 00000000 0000	500 15   590ns   6001   00000000   0000000   00000000   0000000   0000000   0000000   0000000   0000000   0000000   00000000   000000000   00000000   000000000   0000000000	Leoo Time: இच 401.562771ns ns  610ns  620ns  630ns 782836±1 2786836± Highlighting Wave	s:661⊻

# Indago<sup>™</sup> Apps

• Apps are individual products targeted at a specific debug task

- Indago Debug Analyzer App: RTL/GL/TB debug
- Indago Embedded SW Debug App: Embedded SW/HW Debug
- Indago Protocol Debug App: Debug of Verification IP Protocol Traffic





## Indago<sup>™</sup> Debug Analyzer App



#### c<mark>a</mark>dence°

## Indago<sup>™</sup> Embedded Software Debug App

🗈 💷 🖪 Files 🔹 🗶 🔃 🖪 🕄 🖸 🔤			code	multi	-core view
hello_world.c x io.c x uart.c x   50 I break;   51 case 2:   52 I break;   53 I break;   54 case 3:   55 I base_address = UART:   56 I break;   57 default   58 base_address = UART:   59 I   60 I   61 I   62 I   64 Go to nex:   65 // cadence   67 I   68 void uart_inuv   I unsigned int   base_address;	4 ▷ ■ 31 32 33 34 35 36 37 38 BASE; 0_BASE; + UART_FIF0_0FFSET); 41 42 43 44 45 46 47 45 46 47 48 49 50 51 • • • • • • • • • • • • • • • • • • •	70c:         14000003         b         718 < ua		Files ✓ recorded ✓ non-re Name ✓ good io.c Spin.S ↓ uart.c ↓ hello_world.c ✓ Functions Function uart_print uart_print uart_print_char uart_init main ✓ c cpul main	Ecorded Eco
Match C	ase iii	+	Match Case 🗰 Registers 🧔 C	ores 🗮 Call Stack 🔏 Breakpoints	S X Variables
Eile Edit View Explore Format Verification Win	dows <u>H</u> elp				©⊗ ⊗ cādence"
Image: State of the state	International and the second secon	37,080,000,000fs	Move time cursor in waveform view	000,000,000,000fs	L 0 : 35,000,000,000

# Indago<sup>™</sup> Protocol Debug App

Next-generation protocol debug aid

- Simplifies debug by illuminating design and VIP behavior
- Support for 12 popular protocols in 2015, others to follow
- Seamless integration with all major simulators



#### Indago<sup>™</sup> 3<sup>rd</sup> Party Support Initial feature set for 15.1

• Indago:

- Enables synchronized debug of Verilog RTL/GL signals with VIP or Embedded SW on any simulator
- Indago Apps:
  - Debug Analyzer App
    - RTL/GL: Verilog Basic types (No MDA's, No Assertions, No transactions, No SV, No VHDL)
  - Protocol Debug App:
    - Full support for dumping of Indago<sup>™</sup> debug DB's from any simulator
    - Synchronized debug of supported RTL/GL signals together with VIP
  - Embedded SW Debug App:
    - Embedded SW debug DB creation from unmodified ARM TARMAC trace files generated by any simulator

cadence

- Only for currently supported cores
- Synchronized debug of supported RTL/GL signals together with Embedded SW

#### • More RTL/GL/TB features will come in phases over the next few releases

#### Indago<sup>™</sup> 3<sup>rd</sup> Party Debug Flow All Apps Combined



# Summary: New Cadence<sup>®</sup> Indago<sup>™</sup> Debug Platform

- ✓ 2X debug productivity improvement
  - Indago Debug Platform CUTS Your DEBUG TIME in HALF
  - Gain more TIME back in your LIFE
  - Customers\* are seeing these benefits today!

- ✓ 3 Apps addressing specific debug tasks
  - RTL/GL and Testbench
  - Synchronized ESW/HW
  - Interface protocol functional validation
  - More Apps to come



cādence

#### ✓ Available Today!

\*Customers like Renesas, Siemens, and TI presented about their success at CDNLive. ST has a success story published on Cadence.com.

# cādence®