



“In-emulator” UVM++ randomized testbenches for high performance functional verification

Adnan Hamid & David Kelf
Breker Verification Systems



Agenda

- UVM++ for efficient coverage closure
- UVM++ for fast IP emulation
- Enabling Firmware to run on UVM++ for IP simulation & emulation
- Reusing verification content for SoC System Coherency



The Verification Gap

Block Functionality
UVM simulation




SoC Integration "Gap"
Ad hoc test content




System Validation
Real-workloads on HW

flexibility


performance




UVM Block Simulation
Environment



Simulation/Emulation
Acceleration



Hybrid Emulation Environment



The Verification Gap (IP and Sub-System)

- UVM is not scaling for complex IPs and sub-systems
 - UVM testbench & sequence development overshadows verification work
- Need emulation performance for IP verification
 - UVM testbench & sequence performance is limiting factor
 - Insufficient test content for sub-system testing
- Need firmware executing on IP simulation/emulation
 - Well ahead of when system is available



The Verification Gap (SoC and Post Silicon)

- Need reuse of IP / sub-system tests in SOC verification
- Need integration with System Coherency testing
 - cache coherency, power management, security etc.



Agenda

- UVM++ for efficient coverage closure
- UVM++ for fast IP emulation
- Enabling Firmware to run on UVM++ for IP simulation & emulation
- Reusing verification content for SoC System Coherency




What is UVM++ ?

- UVM Style API interface to PSS tool
 - Procedural SystemVerilog style classes
 - Also implemented in C/C++ for Firmware use
- Allows UVM experts easy access to PSS tool capabilities
 - No need to learn new language semantics
- Provides seamless integration to existing UVM testbenches
 - Coexists with existing test case, scoreboard etc.



Why UVM++ ? (The Problem)


- UVM is not scaling for complex IPs and sub-systems
 - UVM testbench & sequence development overshadows verification work





High value verification
Knowledge...



... Locked up in uvm
implementation
complexity




Why UVM++ (The Solution)



- High value verification content captured in portable model
- Synthesize self-checking test from UVM++ graph-based models
- Synthesizable VerificationOS maps content to existing UVM testbench



Writing UVM++ IP Models



```

action aes_encrypt {
    input buf in;
    input buf key;
    output buf out;
    lock aes_r lock;

```

// Start of user code Action_aes_encrypt

```

constraint in.len == 16;
constraint key.len == 16;
constraint out.len == 16;
ref aes_regs regs;

```

```

void post_solve() {
    in.addr = regs.AES_INPUT0.get_address();
    key.addr = regs.AES_KEY0.get_address();
    out.addr = regs.AES_OUTPUT0.get_address();
}

```

```


void body() {
    pss_info( name(), "aes_encrypt", pss::target );
    regs.AES_CTRL.START.set(1);
    regs.AES_CTRL.MODE.set(0); // 0 for Encrypt, 1 for Decrypt
    regs.AES_CTRL.write();

    regs.AES_CTRL.DONE.poll(1); // wait for completion

    // call reference model to predict results
    encrypt_aes ( in.expect, key.expect);
    // forward expect to output
    out.expect = in.expect;
}
// End of user code
};

```

Fitting UVM++ content into an existing UVM IP testbench



UVM sequence detail to interface w/ VIPs

```
class trek_apb_master_seq extends uvm_sequence #(apb_pkg::apb_transfer);
`uvm_object_utils(trek_apb_master_seq)

virtual task body();
  forever begin
    req.get(m_tb_path, trek_done);
    if (trek_done) break;
    `uvm_send( req )
    if ( req.direction == APB_READ ) begin
      rsp.send(m_tb_path);
    end
    req.item_done( m_tb_path );
  end
endtask

endclass
```




Running a single IP test

The screenshot shows the TreDeBug 1.2.1 interface. On the left, a diagram titled 'cpu0 T0' shows a sequence of transactions: buf_write0.1, buf_write0.2, aes_encrypt0.1, buf_check0.1, buf_write0.3, buf_write0.4, aes_decrypt0.1, and buf_check0.2. On the right, the 'Test Source' window displays the code for 'aes_encrypt0.1 Transactions'.


```
trek_message("Begin aes_encrypt0.1"); // [event:0xf agent:cpu0 th
trek_message("[aes]: aes_encrypt"); // [event:0xf agent:cpu0 thre
// AES_CTRL, START=0x1, DONE=0x0, MODE=0x0
trek_iowrite32(0x00000001, 0x0000000000840000); // [event:0x10 ag
// AES_CTRL, poll_field=0x2
trek_iopoll32(0x00000002, 0x0000000000840000, 0, 0);
trek_message("End aes_encrypt0.1"); // [event:0x12 agent:cpu0 th
```

The bottom log window shows the execution timeline:

```
6850 trek: info: End buf_write0.2 [event:0xe agent:cpu0 thread:T0 instance:buf_write0.2]
6850 trek: info: Begin aes_encrypt0.1 [event:0xf agent:cpu0 thread:T0 instance:aes_encrypt0.1]
6850 trek: info: [aes]: aes_encrypt [event:0xf agent:cpu0 thread:T0 instance:aes_encrypt0.1]
6850 trek: info: trek_iowrite32(0x00000001, 0x00840000); [event:0x10 agent:cpu0 thread:T0 instance:aes_encrypt0.1]
7550 trek: info: waiting for '(trek_ioread32(0x00840000) & 0x00000002) == 0x00000002' ... [event:0x11 agent:cpu0 thread:T0 instance:aes_encrypt0.1]
58550 trek: info: ... got (trek_ioread32(0x00840000) & 0x00000002) == 0x00000002 [event:0x11 agent:cpu0 thread:T0 instance:aes_encrypt0.1]
58550 trek: info: End aes_encrypt0.1 [event:0x12 agent:cpu0 thread:T0 instance:aes_encrypt0.1]
58550 trek: info: Begin buf_check0.1 [event:0x13 agent:cpu0 thread:T0 instance:buf_check0.1]
68550 trek: info: End buf_check0.1 [event:0x14 agent:cpu0 thread:T0 instance:buf_check0.1]
```



Composing UVM++ IP models



```


action dmac_xfr {
    input buf in;
    output buf out;
    lock dmac_r lock;

    // Start of user code Action_dmac_xfr
    constraint in.len == out.len ;
    ref dmac_regs regs;

    void body() {
        int chan = lock.instance_id;
        pss_info (name(), "dma_xfr", pss::target);
        // configure target and source addr
        regs.dma[chan].DMA_TADDR.ADDRESS.set(out.addr);
        regs.dma[chan].DMA_TADDR.write();
        regs.dma[chan].DMA_SADDR.ADDRESS.set(in.addr);
        regs.dma[chan].DMA_SADDR.write();
        regs.dma[chan].DMA_BUFF.SRC_INCR.set(1);
        regs.dma[chan].DMA_BUFF.DST_INCR.set(1);
        regs.dma[chan].DMA_BUFF.write();
        // start transfer
        regs.dma[chan].DMA_TRANS.SIZE.set(in.len);
        regs.dma[chan].DMA_TRANS.START.set(1);
        regs.dma[chan].DMA_TRANS.write();
        // wait for completion
        regs.dma[chan].DMA_INT_STATUS.COMPLETED.poll(1);
        // forward expect data
        out.expect = in.expect;
    }
    // End of user code
};
    
```



Fitting UVM++ into existing UVM Sub-system testbench



UVM environment




```
DPI_LIB      := ${BREKER_HOME}/build/lib/libtrek.so
INCDIR       += ${BREKER_HOME}/target/sv
VLOGSRC      += ${BREKER_HOME}/target/sv/trek_uvm.sv
SIM_OPTION   += +TREK_TBX_FILE=test.tbx
```

UVM sequence detail to interface w/ VIPs

```
class trek_axi_master_seq extends uvm_sequence #(axi_pkg::axi_transfer);
`uvm_object_utils(trek_axi_master_seq)

virtual task body();
  forever begin
    req.get(m_tb_path, trek_done);
    if (trek_done) break;
    `uvm_send( req )
    if ( req.direction == AXI_READ ) begin
      rsp.send(m_tb_path);
    end
    req.item_done( m_tb_path );
  end
endtask

endclass
```




Running multi-IP sus-system test

Test Source
dmac_xfr0.2 Transactions


```
trek_message("Begin dmac_xfr0.2"); // [event:0x3 agent:cpu0]
trek_message("[dmac]: dmac_xfr chan:2 len:16 src:0x20030f08
// DMA TADDR_CH2, ADDRESS=0x840014
trek_iowrite32(0x00840014, 0x00000000000c10040); // [event:
// DMA SADDR_CH2, ADDRESS=0x20030f08
trek_iowrite32(0x20030f08, 0x00000000000c10044); // [event:
// DMA_BUFF_CH2, DST_SIZE=0x0, DST_CIRCULAR=0x0, DST_INCR=0
trek_iowrite32(0x80008000, 0x00000000000c10048); // [event:
// DMA_TRANS_CH2, SIZE=0x10, START=0x1
trek_iowrite32(0x00010010, 0x00000000000c1004c); // [event:
// DMA_INT_STATUS, poll_field=0x10
trek_iopoll32(0x00000010, 0x000000030, 0x00000000000c1008c, 0
// DMA_INT_STATUS, CH0_COMPLETED=0x0, CH1_COMPLETED=0x0, CH
trek_iowrite32(0x00000010, 0x00000000000c1008c); // [event:
trek_message("End dmac_xfr0.2"); // [event:0xa agent:cpu0]
```

Log


```
68550 trek: info: trek_iowrite32(0x00000004, 0x00c1008c); [event:0x1d agent:cpu1 thread:T0 inst
69050 trek: info: End dmac_xfr0.1 [event:0x1e agent:cpu1 thread:T0 instance:dmac_xfr0.1]
69050 trek: info: Begin dmac_xfr0.2 [event:0x3 agent:cpu0 thread:T0 instance:dmac_xfr0.2]
69050 trek: info: [dmac]: dmac_xfr chan:2 len:16 src:0x20030f08 dst:0x00840014 [event:0x3 ager
69050 trek: info: trek_iowrite32(0x00840014, 0x00c10040); [event:0x4 agent:cpu0 thread:T0 inst
69450 trek: info: trek_iowrite32(0x20030f08, 0x00c10044); [event:0x5 agent:cpu0 thread:T0 inst
69850 trek: info: trek_iowrite32(0x80008000, 0x00c10048); [event:0x6 agent:cpu0 thread:T0 inst
70250 trek: info: trek_iowrite32(0x00010010, 0x00c1004c); [event:0x7 agent:cpu0 thread:T0 inst
70650 trek: info: waiting for '(trek_ioread32(0x00c1008c) & 0x000000030) == 0x000000010' ... [ev
76250 trek: info: ... got (trek_ioread32(0x00c1008c) & 0x000000030) == 0x000000010 [event:0x8 a
76250 trek: info: trek_iowrite32(0x00000010, 0x00c1008c); [event:0x9 agent:cpu0 thread:T0 inst
76750 trek: info: End dmac_xfr0.2 [event:0xa agent:cpu0 thread:T0 instance:dmac_xfr0.2]
76750 trek: info: Begin aes_decrypt0.2 [event:0x11 agent:cpu0 thread:T2 instance:aes_decrypt0
76750 trek: info: [aes]: aes_decrypt [event:0x11 agent:cpu0 thread:T2 instance:aes_decrypt0.2]
```




3D Coverage Closure




Combinatorial
Function been tested?





Sequential
Sequence of functions been tested?




Concurrent
Has this timing combination been tested?



Path Constraint/Coverage



High Level Scenario Debug




Pre-generation, Reactive and Hybrid constructs

- Prefer pre-generation constructs
 - Better emulation performance
 - Simpler reuse in SoC and post-silicon
 - Supports checks, polls, scheduling etc.
- Prefer full reactive constructs for block level verification
 - Necessary when DUT response cannot be predicted
- Hybrid mode allows most operations to be pre-generated, with reactive generation where needed
 - Small sacrifice in simplicity and performance for flexibility



Functional, UVM++ Test Content

- VerificationOS provides a “layer”
- Under the layer the UVM testbench remains the same, with connections based on RAL.
- Above the layer, the UVM++ tests can be generated and applied
- This allows the same tests to be ported as the design scales




Agenda

- UVM++ for efficient coverage closure
- UVM++ for fast IP emulation
- Enabling Firmware to run on UVM++ for IP simulation & emulation
- Reusing verification content for SoC System Coherency



Emulation Functional Test Use Model Issues




Pre-Execution, Coverage-Driven, Randomized Test Generation: Preserving Emulation Performance

Randomization on spec
model, prior to execution
No testbench simulator


Coverage performed
up-front, on model

Synthesized tests loaded
straight into memory –
no lengthy compile

Low to no data dump
required for coverage
and debug



Fitting UVM++ into IP Emulation Simulation Acceleration




Emulation environment




```
DPI_LIB      := ${BREKER_HOME}/build/lib/libtrek.so  
SIM_OPTION   += -DTREK_TBX_FILE=test.tbx
```

C/C++ sequence detail to interface w/ AVIPs

```
void run(){  
    bool trek_done = false;  
    while(1){  
        req.get(m_tb_path, trek_done);  
        if (trek_done) break;  
        drive_transactor( req, rsp);  
        if ( req.direction == APB_READ ){  
            rsp.send(m_tb_path);  
        }  
        req.item_done( m_tb_path );  
    }  
}
```




Randomization Up-Front



- All randomization and scheduling solved off-line
- Allows emulator transactor to be driven at speed



Eliminating Test Content Compile




- TrekBox loads generated schedule at runtime
- No need for test compiles




Handling Coverage Up-Front

- Coverage reachability and coverage analysis available before tests are run
- Review coverage to decide if test suite should run
- No need to track coverage data at run time, leading to better performance




Debug Data Minimization

- Synthesizable VerificationOS collects minimal debug data
- Most debug information already available in generated schedule



Portable UVM++ test can be applied to emulator

- The VerificationOS layer also allows the UVM++ tests to be ported to the emulator
- UVM++ enables full pre-execution randomization, compile bypass, etc.
- Emulation performance is maximized




Agenda

- UVM++ for efficient coverage closure
- UVM++ for fast IP emulation
- Enabling Firmware to run on UVM++ for IP simulation & emulation
- Reusing verification content for SoC System Coherency




Running Firmware Without an OS or a Processor



- For firmware execution on a subsystem, how can we connect the registers in SW and HW?
- How can we provide the services needed by firmware, such as memory allocation?
- How can we load the firmware into the device memory?



Implement Firmware HAL in UVM++



```
#include "registers.h"
```


```
void aes_encrypt(uint64_t offset){  
    REG_WRITE(offset + reg_AES_CTRL, AES_CTRL_START & ~AES_CTRL_MODE);  
    REG_POLL(offset+ reg_AES_CTRL, AES_CTRL_MODE, AES_CTRL_MODE);  
}
```

```
#define REG_WRITE(addr, value) \  
    trek::reg r = regs.get_reg_by_addr(addr); \  
    r.write(value);
```


```
#define REG_POLL(addr, value, mask) \  
    trek::reg r = regs.get_reg_by_addr(addr); \  
    r.poll(value, mask);
```



Leveraging a Light VerificationOS for Firmware




- VerificationOS provides enough OS capabilities while avoiding slow Linux bootup and performance
- HW Registers defined in UVM RAL layer, SW registers in headers
- Memory allocation, interrupt processing and IO transactions also operated by OS
- OS schedules operations, provides mapping, and synchronizes C with IO



Synthesizable VerificationOS



Firmware at the Block, Sub-System & Full SoC




Agenda

- UVM++ for efficient coverage closure
- UVM++ for fast IP emulation
- Enabling Firmware to run on UVM++ for IP simulation & emulation
- Reusing verification content for SoC System Coherency




Reusable SoC System Coherency VIP Library



- SoC infrastructure testing can be effectively handled using pre-built scenarios that can be configured for the design
- By composing these at the specification abstraction level and synthesizing them, we can target coverage levels and corner cases not possible using templating
- Breker has a library, and other users create their own o



TrekApps may be Configured and Expanded




Combining TrekApps with UVM++

Randomization on spec
model, prior to execution
No testbench simulator

Coverage performed
up-front, on model

Synthesized tests loaded
straight into memory –
no lengthy compile

Low to no data dump
required for coverage
and debug



Summary

- UVM++ for efficient coverage closure
- UVM++ for fast IP emulation
- Enabling Firmware to run on UVM++ for IP simulation & emulation
- Reusing verification content for SoC



Thanks for Listening!
Any Questions?