

UNITED STATES

IP/SoC Design, Co-Verify, Co-Validate, Co-Everything in 90 minutes!

Nikita Gulliya, Agnisys Neena Chandawale, Agnisys Anupam Bakshi, Agnisys





Typical Chip Design


- Hardware of the SoC is designed by HW team
 - But used by
 - Verification/Emulation team
 - Firmware team
 - Validation team
 - Software team
- How does the software interact with the IPs?
 - Through the Hardware Software Interface (HSI)
- Hardware is at the core and software API is around it
- Device drivers (part of the HSI) are tedious to create
 - They are written in C and Assembly







Introduction to a Typical SoC



SYSTEM DEVELOPMENT WITH CERTAINTY





Challenges Faced

- Design challenges
 - Too much data
 - Changes to data cause havoc
 - Significant source of bugs
 - Reusing IP
- Verification/Validation challenges
 - Duplication of work across teams
 - Rise in complexity of designs
 - Inability to create same debug environment for multiple platforms
 - Mismatch in specification and implementation







Challenges Faced - Contd..

- SOC design companies
 - Increasing demands of design complexity and design performance
 - Combining automation with flexibility to accommodate changes in sub-systems across applications
 - Driving down the cost of design for a better ROI
 - Shrinking market windows
 - Boosting productivity of design teams to meet shorter market windows







An Ideal Solution

- Ease of generation
- Generated code should not be encrypted
- Should provide appropriate error messages
- Ability to reuse IPs
 - Customizing the designs
 - Configuring the designs
- Easy mechanism for generating IP blocks
- Ability to handle different bus protocols
- Handling metastability of multi clock domain designs
- Design must be functionally safe and secure


Creation of correct-by-construction, reusable designs, faster







Cross Platform IDE: IDS-NG









Capabilities of IDS-NG

- Git integration
- Creates design specifications
- Errors linking to specs are highlighted
- Hints are provided while writing sequences, checkers, etc.
- Navigators such as hierarchy view and sequence view show all automated sequences that can be used
- Single GUI for capturing all information related to the IP/SoC
- Property panel to give values to possible properties which can be applied to that component







Features Available for Designing

- Bus protocols
 - The RTL generated can support different bus protocols for high performance data transfer among the IPs
 - The protocols differentiate features such as pipelining, burst, and split transfers
 - The desired SoC bus can be selected using the Configure button

AMBA-AHB	AVALON	PROPRIETARY	AMBA-APB
AMBA3-AHB-lite	AMBA-AXI	AMBA-AXI4FULL	OCP
	SPI-beta	I2C-beta	TILELINK

Bus	RTL
AMBA-AHB	~
AMBA3-AHB-Lite	\checkmark
AMBA-APB	~
AVALON	\checkmark
AMBA-AXI	~
AMBA-AXI4FULL	\checkmark
SPI	~
I2C	\checkmark
TILELINK	~
WISHBONE	\checkmark
OCP	~



Bus





Features Available for Designing - Contd..

- Multiple bus domains
 - User can select bus domains from the configuration settings in which the block or chip resides
 - The chip/block/register can be configured to reside in multiple bus domains



 Various domains (generally 2 or more) are described in a bus domain template (see below) typically at the top of the document

bus domain name	address unit	description 🗢	bus 🗢
AMBA	8	This is AMBA-AHB bus domain	AMBA-AHB
AXI	32	This is AMBA-AXI bus domain	AMBA-AXI








Features Available for Designing - Contd..

- Functional safety
 - System is functioning correctly or not
 - Human errors, environmental stress, cosmic rays, and hardware failures should be handled properly if they occur in a design
 - Designs should be addressed with mechanisms to detect and correct the failures









Features Available for Designing - Contd..

- Functional security
 - Security is one of the most important aspects of SoCs/IPs in the Internet-of-Things (IoT) era
 - Securing the SoCs/IPs is critical for providing authentication, confidentiality, integrity, non-reproduction, and access control to the system
 - Chip designs should be secured and protected, and should not be affected by any misconfiguration at the designer's end







Designing IPs in IDS-NG

• IDS-NG GUI

IDesignSpec - NextGen	- 0	>
File Edit Help Options	Production of the second	
	RegGroup 💌 📄 Reg 🗗 Ref 📳 Memory 🕜 Check 🔗 Generate 🗮 Register 🇮 Param 🖳 Spreadsheet 🖏 Sequence Checker Struct	
🗓 OutDir 💽 Enum 🕲 Define 😽 Va	int 🗒 Bus Domain 🕪 Signal 🎧 Sequence ML Seq Checker 🖄 Import Param 🧲 Update Param 😤 Import 🗗 Reg diff 🛛 SLIP-G 💌	
Project Explorer	BIUSr _x x ² → Arial → 4 → E ± Ξ ≡ ⊨ ≔ Formats → ≜ ⊆ Search Q ⊕ ⊠ ⊞ ≙	
Project LXplo	DashBoard ×	
	IDesignSpec - NextGen	
	Created by Agnisys Inc. in US and India with passion and love for automation	
	Welcome to the new generation of IDesignSpec - The IDesignSpec - NextGen. IDesignSpec is an automation tool created and launched in 2010. It started out as an addressable register automation tool. Now, its a full fledged design automation product. IDS-NG helps the user capture not just th registers but also the sequences and parameters for a design.	a
	What to do next?	
	Create a Project	
	Open Project	
	Create an IP	
	For more details, refer to the online User Guide for IDS-NG.	







Register specification

Register view:

	reg_name						32	address default	
Properties									
Description									
bits a name	0	s/w	¢ h/	w ¢	default	٥	description		

Spreadsheet view:

IDS Register Specification

DS	Regi	ster Sp	ecificatio	n						Open IDS Template	SystemRDL
	А	В	С	D	Е	F	G	Н	I	J	Register
1	chip	block	register	width	field	sw access	hw access	field default	bits	description	
2			reg_name	32						-	Sequences
3					pkt32	rw	ro		31:0	a 32 bit packet field.	
4											



Define

registers'

settings

user





-1

C Header,

Misra-C,

C Tests,

. . . .

Sample specification

1		ethernet_ip						870	address 0x0
Propert	ies						57		
Descrip	otion								
1.1		tx_pkt					8	32	address 0x0
									default 0x0000000
Descrip	otion								
bits 🗘	name	\$	s/w ♣	h/w ♥	default	ŧ	descrip	otion	\$
1:0	parity		rw	rw	0				
30:2	pkt		rw	rw	0				
31	start		rw	rw	0				

1.2		rx_pkt					32.	address 0x4 default 0x00000000	
Proper	ties								
Descrip	ption								
bits 🗘	name	\$	s/w 🖨	h/w 🛢	default	\$ descrip	ption		\$
bits \$ 1:0	name parity	\$	s/w 🌲 rw	h/w ♥ rw	default 0	\$ descrij	ption		ŧ
		\$				\$ descrip	ption		\$







Register configuration

🧐 IDesignSpec - NextGer		Х	🧐 IDesignSpec - NextGen					
Configuration Settings	<u>sig.idsng</u>		Configuration Settings	<u>sig.idsng</u>				
General Outputs	Outputs Output Directory	idsng Browse	General Outputs	Settings				
User-Defined Outputs Settings Variant Formating DataSheet CustomCSV Advance Verification Advance Validation Advance Design	RTL Verification Headers	Verilog 1995 2001 RTL Wire System C alt1 alt2 VHDL alt1 alt2 Multi Out File System Verilog VUVM Multi Out File OVM VMM VARV-Sim ARV-Formal IVS-Excel eRM IVS-Excel ERM V C alt1 alt2 MISRAC Perl Python C++ VHeader CSharp	User-Defined Outputs Settings Variant Formating DataSheet CustomCSV Advance Verification Advance Validation Advance Design	Reg Width G	8 16 32 8 16 32 Амва-анв Амваз-анв-lite	64 128 64 128 64 128 64 128 AVALON AMBA-AXI SPI-beta	 256 256 256 PROPRIETARY AMBA-AXI4FULL 12C-beta 	AMBA-AI
Sequences Outputs UVM C CSV System Verilog Matlab Checker	Documentation Standard	VHD Header Image: WHD Header Image: Who Header	Sequences Outputs UVM C CSV System Verilog Matlab Checker	Block Size Chip Size Board Size C Type Template Directory	C.\Program Files (x86)\Agnisys\ID	BigEndian SNextgen\ids_templ	LittleEndian ates\datasheet	Br
Settings -slipg		Select All Clear All	Settings -slipg	Memory dump file path	Quality Checks			Br
Import Export		OK Cancel	Import Export					ОК







Cancel

Generated sample codes

module sig ids#(

parameter bus_width = 32, parameter addr_width = 2, parameter block_size = 'h4, parameter [addr_width-1 : 0] block_offset = {(addr_width){1'b0}}

(

output reg name enb, input [32-1:0] reg name fld in, input reg_name_fld_in_enb, output [31 : 0] reg name fld r, input aclk, input aresetn, input [addr width-1 : 0] awaddr, input awvalid, output awready, input [2 : 0] awprot, input [bus_width-1 : 0] wdata, input wvalid, output wready, input [bus width/8 - 1 : 0] wstrb, output [1 : 0] bresp, input bready, output bvalid, input [addr width-1 : 0] araddr, input arvalid, output arready, input [2 : 0] arprot, output [bus width-1 : 0] rdata, output rvalid, input rready, output [1 : 0] rresp);

axi_widget # (.addr_width(addr_width), .bus_width(bus_width))axi (

);

. .

assign wr_slave_select = ((slvwaddr[addr_width - 1 : 0] >= block_offset) && (slvwaddr[addr_width - 1 : 0] <= block_offset + block_size -1)) ? 1'b1 : 1'b0; assign rd_slave_select = ((slvraddr[addr_width - 1 : 0] >= block_offset) && (slvraddr[addr_width - 1 : 0] <= block_offset + block_size -1)) ? 1'b1 : 1'b0; endmodule

RTL

Class : ethernet_ip_block DESCRIPTION:-

`ifndef CLASS_ethernet_ip_block `define CLASS_ethernet_ip_block class ethernet_ip_block extends uvm_reg_block; `uvm_object_utils(ethernet_ip_block)

rand ethernet_ip_tx_pkt tx_pkt; rand ethernet_ip_rx_pkt rx_pkt;

// Function : new

function new(string name = "ethernet_ip_block");
 super.new(name, UVM_NO_COVERAGE);
endfunction

// Function : build

virtual function void build();
 //define default map and add reg/regfiles
 default_map= create_map("default_map", 'h0, 4, UVM_BIG_ENDIAN, 1);

//TX_PKT

tx_pkt = ethernet_ip_tx_pkt::type_id::create("tx_pkt"); tx_pkt.configure(this, null, "tx_pkt"); tx_pkt.build(); default_map.add_reg(tx_pkt, 'h0, "RW");

//RX_PKT

rx_pkt = ethernet_ip_rx_pkt::type_id::create("rx_pkt"); rx_pkt.configure(this, null, "rx_pkt"); rx_pkt.build(); default_map.add_reg(rx_pkt, 'h4, "RW");

lock_model();
endfunction

endclass `endif




UVM





Generated sample codes




SYSTEM DEVELOPMENT WITH CERTAINTY




CHeader

Auto Generating Standard IPs

 IDS-NG can also be used to automatically generate standard IPs (fully verified and validated) and their APIs, also provides add-in functionality of configurability and customizability











Auto Generating Standard IPs - Contd..

Register specification - Automatically generated by setting generation parameters

	timer		address			control			address default		result		32 address default
ntr.irq_per_channel=true;				count	-2;				STANK	rtl.reg_enb=false;resetsig	gnal=result reset%d:0:sync	low;count=2;	
Description				Descr	iption								
				bits \$	name	\$ s/w	/ \$ h/w	v 🗘 defau	It 🗘 description 🗘	bits 🗘 name	\$ s/w	♦ h/w ♦ defau	It 🗘 description
				0	en	rw			1:- Enables the timer block or calculations 0:- Disables the timer block	31:0 data	ro	wo 0	Stores the counting information depending upon the selected modes.
efine name NUM_TIMER	value	description	private1	2:1	mode	rw	ro	0	00: running mode 01: Periodic mode with source enable 00: periodic mode without source 11: reserved				
SNUM_SRC	8		1						Legal values for running mode 000: high level 001:		prescaler		address default
SCOUNTER_WIDTH	32		1	5:3	event sel	rw	ro	0	low level 010: between two high edges 011: between	count=2;			detaut
SPRESCALER_WIDTH	32		1		c.en_sei	IW	10	U.	two low edges Legal values for the Periodic Mode 100: Posedges 101: negedges 110: both edges	Description			
									To select the source on which measurement will be	bits 🗘 name	\$ s/w	t ♣ h/w ♣ defau	lt 🗢 description
				8:6	See asl			0	performed. These act as a counter enable signals for a given timer. If no source width is defined, then the	31:0 F1		ro 0	Defines the prescaling values
timer_sign	nals 🌌			8:6	Src_sel	rw	ro	0	given timer. If no source width is defined, then the timer will count the clock edges depending upon the				
Properties									prescaling value.				
Description											counter		address default
name	port type	¢	description	•					address	rtl.reg_enb=false;count=	2;		
status_reset[1:0]	input					period			address default				
result_reset[1:0]	input			count						bits 🗘 name	♦ s/w	h/w ♥ defau	It + description
counter_reset[1:0]	input input			Descr	1					31:0 F1	rw	ro 0	{counter=incr;resetsignal=counter_reset%d:0:syn
sounter_start[1:0]	input				name				lt 🗘 description 🌩		1		h,counter_start:1:sync:high;}
		1		31:0	F1	rw	ro	0	Provides the threshold value				
	status		address default	- 6	1		1						
tl.reg_enb=false:resetsignal	l=status reset%d:0:sync:low;count=	=2:				enable			address default				
		-,		rtl.reg	_enb-false;count-2	2;							
bits 🗘 name	♦ s/w ♥ h/w ♥	default 🗘 descripti	ion	;									
) overflow	r/w1c wo	· · · · · ·	t status for overflow{intr.status=overflow;}		name				Ilt 🗘 description 🗘				
run intr	r/w1c wo		t status for running	0	Over_intr_en	rw	na	0	Interrupt enable for overflow{intr.enable=overflow;}				
Tun_mu	I/WIC WO	mode{m	tr.status=running;}	1	Run_intr_en	rw	na	0	Interrupt enable for running mode {intr.enable=running;}				
period_intr	r/w1c wo	0 mode {in	t status for periodic htr.status=periodic;}	2	Period_intr_en	rw	na	0	Interrupt enable for periodic mode {intr.enable=periodic;}				
3 cfg_ch	r/w1c wo		t status for configuration intr.status=cfg;}	3	cfg	rw	na	0	Interrupt enable for configuration change{intr.enable=cfg:}				





Auto Generating Standard IPs - Contd..

Generated sample codes

```
parameter bus width = 32,
parameter addr width = 6,
parameter timer offset = 'h0,
parameter timer count = 2
input clk,
input reset,
input [7:0]src,
output [timer count-1:0]irg tmr,
);
reg [timer count-1:0] cfg f;
wire [timer count-1:0] irq wire;
timer ids #(.bus width(bus width),.addr width(addr width),.block offset(timer offset))
reqmap(
.status reset (control en r),
.result reset (control en r)
);
generate
    genvar tmr cnt;
    for(tmr cnt =0; tmr cnt < timer count; tmr cnt = tmr cnt + 1) begin : timer cnt
    timer core #(.bus width(bus width),.addr width(addr width)) core(
    .clk(clk),
    .src(src),
    .reset (reset),
    .timer enb(control en r[tmr cnt]),
    7923 7923
    .pre clk(clk en[tmr cnt])
    );
    assign irq tmr[tmr cnt] = irq wire[tmr cnt];
end
```

RTL

enc

endgenerate endmodule

module timer top #(



#ifndef IDS_TIMER #define IDS_TIMER #include "sig.h" #endif

#include "timer_reset_mode_iss.h"

```
int timer reset mode ( int timer sel) {
unsigned int consolidated temp value = 0;
static const int reset val = 0 ;
int dim wr;
dim wr = (timer control OFFSET + (timer control PER INSTANCE SIZE * (
timer sel))) + (timer s OFFSET);
REG WRITE (dim wr, reset val);
dim wr = 0;
dim wr = (timer period OFFSET + (timer period PER INSTANCE SIZE * (timer sel
))) + (timer s OFFSET);
REG WRITE (dim wr, reset val);
dim wr = 0;
dim wr = (timer prescaler OFFSET + (timer prescaler PER INSTANCE SIZE * (
timer sel))) + (timer s OFFSET);
REG WRITE (dim wr, reset val);
dim wr = 0;
dim wr = (timer counter OFFSET + (timer counter PER INSTANCE SIZE * (
timer_sel))) + (timer s OFFSET);
REG WRITE (dim wr, reset val);
dim wr = 0;
```


```
return 0;
```

C sequence



Smart IP Integration and SOC Assembly

- A flexible and customizable environment for design assembly
- Create, package, integrate, and reuse IPs and SoC/FPGA
- Generic, standards compliant (IP-XACT - now IEEE 1685-2014)
- Automatically generates integration logic components and subsystems
- Automatically creates appropriate files for design, verification, and software teams
- Creates schematics for design analysis
- Runs design rule checks to ensure IP and SoC quality










Assembly in GUI Mode










APIs Available for Assembly

 Following mentioned APIs can be either used in command mode or in a tcl script which can be further used in GUI mode





Features Available for SOC-Level Design

- SoC assembly using IDS-NG supports architectural level chip assembly
 - Ability to create and edit a design through script/command line interface
 - Automatically adds instances in the design, makes connections, restructures, etc
 - View the resulting schematics for analysis
 - Runs checks and generate different output collaterals for design, verification and software teams altogether
- Automatically generate major subsystems of an SoC design with flexibility to customize and/or configure for accommodating changes








Features Available for SOC-Level Design - Contd..

Auto generation of bus aggregators










Features Available for SOC-Level Design - Contd..

Auto generation of bus bridges










Features Available for SOC-Level Design - Contd..

Auto generation of mirrored block









Sample Tcl Script

DashBoard Graph run.tcl run.tcl ×

so_read -search_path "./input" -file "aes_csr.v, aesd_secure_csr.v, aese_secure_csr.v"

so_create -type block -name HFC_INST -top -bus ahb
so_create -type block -name secure_csr_wrapper -bus apb

so_add -type block -target HFC_INST -name aes_csr_ids -inst aes_csr_ids_inst -base 0x0 -size 0x10000 so_add -type block -target HFC_INST -name secure_csr_wrapper -inst secure_csr_wrapper_inst

so_add -type block -target_inst secure_csr_wrapper_inst -name aese_secure_csr_ids -inst aese_secure_csr_ids_inst -base 0x10000 -size 0x10000 so_add -type block -target_inst secure_csr_wrapper_inst -name aesd_secure_csr_ids -inst aesd_secure_csr_ids_inst -base 0x20000 -size 0x10000

so_add -type block -target HFC_INST -name secure_csr_wrapper -inst secure_csr_wrapper_inst -base 0x30000 -size 0x40000

so_connect -source_inst aesd_secure_csr_ids_inst -dest_inst secure_csr_wrapper_inst -bus apb so_connect -source_inst aese_secure_csr_ids_inst -dest_inst secure_csr_wrapper_inst -bus apb

so_connect -dest HFC_INST -source_inst secure_csr_wrapper_inst -bus apb

so_connect -dest HFC_INST -source_inst aes_csr_ids_inst -bus apb

so_savegraph -name "graph.nlv" -dir "ids"

so_generate -out {v,sv} -dir "ids"


so_graph HFC_INST







Corresponding Schematic



 \mathbf{VS}


SYSTEM DEVELOPMENT WITH CERTAINTY





Functional Verification

Automatically generates UVM-RAL model and environment around it









Features Available for Register Verification

- Generates the complete UVM testbench: bus agents, monitors, drivers, adaptors, predictors, sequencers and sequences, as well as the Makefile and Verification Plan
- The UVM testbench is fully connected to the UVM Regmodel and DUT, providing you with a push-button verification
- Generates 100% functional coverage out of the box with register-focused coverage reports
- Generate sequences for special registers including lock, shadow, alias and interrupts registers
- Ability to import IP-XACT, SystemRDL, RALF, Word, Excel, CSV, or XML/YAML
- AMBA-AHB, AMBA-AHB3LITE, AMBA-APB, AMBA-AXI4LITE, AMBA-AXI4FULL, and Wishbone







Sample Sequence

 For lock register various sequence classes are generated, one such uvm sequence is as shown below

1		lock_ip					막명	address 0x0	
Propert	ies								
Descrip	otion								
1.1		primary_reg					32	address 0x0	
1.1		primary_reg					- 32	address 0x0 default 0x00000000	
	ation	primary_reg					32		
Descrip		13 YOUS9 514							
1.1 Descrip bits 🗘	name	primary_reg	s/w ♦	h/w 🖨	default 🗘	descrij			\$

	1.2		lock_reg					-	32	address 0x4 default 0x00000000	
	lock=p	rimary_reg;									
	Descrip	otion									
	bits 🗘	name	\$	s/w ₿	h/w ♥	default	\$ descrip	otion			\$
l	31:0	fld		rw	rw	0					

class uvm pos lock pos seq extends uvm reg sequence; 'uvm object utils (uvm pos lock pos seq) uvm req rq; uvm reg field lock; task body(); uvm reg map maps[\$]; uvm reg map def map; uvm reg map hw map; . . . rg.get maps(maps); foreach(maps[j]) begin case(maps[j].get name()) default : def map = maps[j]; endcase end rg.read(stat, data, .path(UVM FRONTDOOR),.map(def map),.parent(this)); 'uvm info("pos lock pos test", {"writing/reading register '", rg.get full name()," while unlocked through map '", def map.get full name(), "' ..."}, UVM LOW) lock.poke(stat, 'b0); rwseq = uvm_reg_swRW_seq::type_id::create("rwseq"); rwseq.rg = rg; rwseq.start(this.get sequencer()); 'uvm info("pos lock pos test", { "reading register '", rg.get full name(), "' while locked through map '", def map.get full name(), "' ..."}, UVM LOW) lock.poke(stat,2**bitwidth -1); roseq = uvm reg swRO seq::type id::create("roseq"); roseq.rg = rg; roseq.start(this.get sequencer()); endtask endclass







Formal Verification

- Automatic Generation of
 - System Verilog properties and assertions to check the register access policies etc
 - Top-level file to bind the DUT RTL as well as third-party design IP with the assertions
 - Makefile or TCL command scripts
 - A verification plan with ability to back-annotate these formal results so that engineers can analyze the results
 - Comprehensive C/C++ tests for Firmware/Validation







Types of Check Generated

- Protocol compliance checking of Standard buses
 - AMBA-AHB
 - AMBA3AHBLITE
 - AMBA-APB
 - PROPRIETARY
 - AMBA-AXI
- Checks for repeat on address map & registers
- ARV Formal supports the following special registers
 - Lock Register
 - Shadow Register
- Reset checks for all fields
 - Whether reset value specified in specification, also holds true for DUT







Sample Assertion

 Assertions for verifying special register, like lock register, is as shown below

1		lock_ip					막물	address 0x0
Propert	ties							
Descrip	ption							
040		primary reg					30	address 0x0
1.1		primary_reg					32	address 0x0 default 0x0000000
		primary_reg					32	
	ption	primary_reg					32	
		primary_reg	s/w 🖨	h/w 🗣	default 🗘	desc	ription	

1.2						32	address 0x4 default 0x00000000		
lock-p	rimary_reg;							•	
Descrip	ption								
bits 🖨	name	\$	s/w 🖨	h/w ♥	default	¢	description		\$
31:0	fld		rw	rw	0				

property primary_reg_fld_write_check; @(posedge pclk) disable iff (!presetn | primary reg fld in enb) apb write ('h0,4'b1111) |=> (\$past(pslverr,1) == 0) && (primary reg fld q == \$past(pwdata[31:0],1)); endproperty property primary reg fld hw write check; @(posedge pclk) disable iff (!(presetn)) (primary reg fld in enb) 1=> (primary reg fld q == Spast(primary reg fld in,1)); endproperty property primary reg_fld_hw_read_check; @(posedge pclk) disable iff (!presetn) (primary_reg_fld_q == primary_reg_fld_r); endproperty //----- FIELD ACCESS - lock reg fld - is rw-----property lock reg fld read check; @(posedge pclk)disable iff (!presetn | lock reg wr valid) apb read('h4,4'b1111) 1-> (pslverr == 0) && (lock reg fld q == prdata[31:0]); endproperty //----- FIELD ACCESS - lock reg fld - is rw------property lock reg fld lock write check; @(posedge pclk) disable iff (!presetn | lock reg fld in enb) apb write ('h4,4'b1111) ##0 ! (primary reg rd data) |=> (\$past(pslverr,1) == 0) && (lock reg fld q == \$past(pwdata[31:0],1));










System Verification and Validation

- To test/verify a design against a given specification before the actual tape-out to ensure functional correctness
- Involves validating the chip in a system level environment with real software running on the hardware










Automatic Test Generation

- Process of sequence generation include
 - Positive and negative tests for different access types
 - Positive and negative tests to check functionality of special register including shadow, alias and interrupt registers
- Test sequences can be customised to generate 100% functional coverage out of the box with register-focused coverage reports









C Tests

- C-tests can be used to test IPs in a CPU simulation environment and can be run on CPU that is connected to IPs
- The tool environment generates and uses standard C-tests for a captured IP/registermap
- These C based standard tests includes
 - Random value test
 - Walking one tests
 - Write/read 0s and 1s tests
 - Special software register access test
 - Special register (like lock, shadow, alias, etc) tests are generated
 - Customized tests w.r.t supported properties







Sample C Test

• C Test are combination of read/write API's to configure the register and validate its firmware macros

int writeOnes()

#ifndef block_name_Regl_skip

// BLOCK_NAME_REG1 //

unsignWord32 BLOCK_NAME_REG1_writeData = Oxffffffff & (block_name_Reg1_WRITEMASK) ; unsignWord32 BLOCK_NAME_REG1_readData = BLOCK_NAME_REG1_writeData & block_name_Reg1_READMASK ; REG32_WRITE(baseAddress + block_name_Reg1_ADDRESS, BLOCK_NAME_REG1_readData) ; READ32_CHK(baseAddress + block_name_Reg1_ADDRESS, BLOCK_NAME_REG1_readData) ;

#endif

return 0;

int writeZero()

#ifndef block_name_Regl_skip

// BLOCK_NAME_REG1 //

unsignWord32 BLOCK_NAME_REG1_____COND000000 & (block_name_Reg1_NRITEMASK) ; unsignWord32 BLOCK_NAME_REG1_readData = BLOCK_NAME_REG1_writeData & block_name_Reg1_READMASK ; REG32_WRITE (baseAddress + block_name_Reg1_ADDRESS, BLOCK_NAME_REG1_readData) ; READ32_CHK(baseAddress + block_name_Reg1_ADDRESS, BLOCK_NAME_REG1_readData) ;

#endif

return 0;

int writeWalkingOnes()

#ifndef block name Regl skip

// BLOCK NAME REG1 //

unsignWord32 BLOCK_NAME_REG1_writeData = 0x55555555 & (block_name_Reg1_WRITEMASK) ; unsignWord32 BLOCK_NAME_REG1_readData = BLOCK_NAME_REG1_writeData & block_name_Reg1_READMASK ; REG32_WRITE(baseAddress + block_name_Reg1_ADDRESS, BLOCK_NAME_REG1_writeData) ; READ32_CHK(baseAddress + block_name_Reg1_ADDRESS, BLOCK_NAME_REG1_readData) ;

#endif

return 0;




These are the customizable read/write API's






Automatic Verification

- UVM testbench generated automatically
- Tests from Register Map generated automatically
- Run custom sequences










Project - Weather Station

- A weather station measures atmospheric parameters and shares this data over a communication interface
- It typically has the following sensors
 - Atmospheric pressure BMP280
 - Wind velocity Tachometer pulses









Functional Description

- Wind speed Sensor
 - The total time for a round will be t_h x m x n, where t_h is cycle time for timer, n is total number of pulses in a round and m is recorded timer count between two pulses
 - Wind velocity = $(W \times 1000 \times 60)/(t_h \times m \times n)$



- Atmospheric Pressure
 - In the current design, the I2C interface is considered for the sensor and is programmed in Pressure mode









Functional Description - Contd..

- SPI Display
 - To send the commands and data to the local display
- UART Terminal
 - The weather station data is shared over a UART interface with the external world
 - Following is the ASCII format

#<Pressure in kg/sqcm>,<Wind velocity>












Directory Structure

Weather Station



- Contains top idsng file (containing reference to each ip)
- Contains rtl files in "idsng" directory (approx 12,730 lines)
- Contains tcl run file
- Contains graph and wrapper's directory (containing wrapper top file, approx 240 lines) generated using soc-e







Details of Standard IPs

- GPIO
 - Bus interface: APB
 - Number of gpio pins: 4
 - Number of input sources: 4
 - Interrupt generation with enable
 - Pins are configured as input
 - Edge detection mode: can be used either in posedge or negedge

IDesignSpec -	NextGen					×
Create GPIO						
	NUM_GPIO 4 NUM_SRC 4 INTR_EN • INTR_MASK •	number of GPIO pins nu interrupt with enable interrupt with mask	mber of input sources			
				Create	Clo	ose








• TIMER

- Customised with registers to store result value, pulse count and wind velocity
- Bus interface: APB
- Number of TIMER: 1
- Number of input sources: 4
- Width of counter: 32-bit
- Width of prescaler register: 32-bit
- Incrementing counter mode
- Running mode to count between two pulses
- Interrupt generation with enable










Close

Create

X

- PIC
 - Bus interface: APB
 - Number of interrupt sources:
 7
 - Software interface: 1
 - Vectored addressing
 - Interrupt clear functionality: interrupt clear bits are packed
 - Handling pending interrupt requests: usage of register read/write
 - Single source output and priority detection









- I2C
 - Bus Interface: APB
 - data that can be transferred per transaction: 16
 - Size of slave address: 8
 - By default, interrupt generation is done via enable
 - I2C IP acts in receiving mode

IDesignSpec -	NextGen			 6		×
eate I2C						
	TRANSFER_DATA_SIZE SLAVE_TRANSFER_ADDRESS_SIZE	16 8	size of slave address data size that can be trans	ferred per	transaction	h
	Documentation : https://www.					
				Create	Clo	ose








• SPI

- Bus interface: APB
- Interrupt generation with enable
- SPI is configured in transmitting mode

• UART

- Bus Interface: APB
- 8 bits are transferred per character
- Even parity is used
- 1-stop bit detection and generation
- UART is configured in transmitting mode









Top Containing Standard IPs

- Contains references to the standard IPs
- RTL generated of this top is used as input while assembling designs at SOC level


1	top		address 0x0	1.5		timer_inst4			Res and a second	address 0x9	С
Properties				name	timer	path	/timer/timer.ids	sng			
Description				Propertie	s						
				Descript	ion						
1.1	gpio	ۍ ا	address 0x0					1			
name gpio	path/gpio/gpio.ids	ng		1.6		pic			ъ	address 0xC	4
Properties				name	pic	path	/pic/pic.idsng				
Description				Propertie	S						
				Descript	ion						
1.2	timer_inst1	r Contraction of the second se	address 0x24						1		
name time				1.7		i2c			R	address 0x1	8C
Properties	paul	Sing		name	i2cm	path	/i2c/i2c.idsng				
Description				Propertie							
Description				Descript	ion						
1.3	timer_inst2	۲ ۲	address 0x4C	1				1			
			address 0x+C	1.8		spi			ъ	address 0x1	AC
	pain/imer/imer.ic	ISING		name	spimaster_csr	path	/spi/spi.idsng				
Properties				Propertie							
Description				Descript	ion						1
1.4								1			
1.4	timer_inst3	۲ ۲	address 0x74	1.9		uart			Res and a second	address 0x1	D8
name time	path/timer/timer.id	sng		name	uart_regmap	path	/uart/uart.idsng				
Properties				Propertie	es						
Description			1 1 1	Descript	ion						







RTL of Top Specification



```
input timer inst2 clk,
input timer inst2 reset,
input [1-1 : 0] timer inst2 src,
input [6 : 0] pic intr src,
input pic clk,
input pic reset,
output pic ids irq,
input i2c sda in,
output i2c sda out,
output i2c scl out,
output i2c sda oen,
output i2c ids irq,
output spi spi clk,
output [1:0] spi spi mode,
output logic spi MOSI,
input logic spi MISO,
output logic spi SSn,
output spi ids irg,
input uart clk,
input uart reset 1,
output uart ids irg,
output uart tx port,
output [7:0] uart rx port,
//APB signals
```

);

SYSTEM DEVELOPMENT WITH CERTAINTY

TIMER instance 2-4 ports

PIC ports

I2C ports

SPI ports

UART ports





RTL of Top Specification - Contd..

gpio top #(.addr width(addr width), .gpio offset(gpio ids offset)) gpio ip
wire timer inst1 ids select;
assign timer inst1 ids select = (((paddr >= chip offset + 'h24) && (paddr <=
chip offset + 'h4B)) && (psel == 1'b1) && (invalid address != 1'b1)) ? 1'b1
: 1'b0;
timer inst1 top #(.addr width(addr width), .timer inst1 offset(
timer inst1 ids offset)) timer ip
<pre>wire timer_inst2_ids_select;</pre>
<pre>assign timer_inst2_ids_select = (((paddr >= chip_offset + 'h4C) && (paddr <=</pre>
chip_offset + 'h73)) && (psel == 1'b1) && (invalid_address != 1'b1)) ? 1'b1
: 1'b0;
<pre>timer inst2 top #(.addr width(addr width), .timer inst2 offset(</pre>
timer inst2 ids offset)) timer ip2
wire timer_inst3_ids_select;
<pre>assign timer_inst3_ids_select = (((paddr >= chip_offset + 'h74) && (paddr <=</pre>
chip_offset + 'h9B)) && (psel == 1'b1) && (invalid_address != 1'b1)) ? 1'b1
: 1'b0;
<pre>timer inst3 top #(.addr width(addr width), .timer inst3 offset(</pre>
timer inst3 ids offset)) timer ip3
wire timer_inst4_ids_select;
assign timer inst4 ids select = (((paddr >= chip offset + 'h9C) && (paddr <=
chip offset + 'hC3)) && (psel == 1'b1) && (invalid address != 1'b1)) ? 1'b1
: 1'b0;
timer inst4 top #(.addr width(addr width), .timer inst4 offset(
timer inst4 ids offset)) timer ip4

wire pic_ids_select;
<pre>assign pic_ids_select = (((paddr >= chip_offset + 'hC4) && (paddr <=</pre>
chip_offset + 'h18B)) && (psel == 1'b1) && (invalid_address != 1'b1)) ? 1'b1
: 1'b0;
pic top #(.addr width(addr width), .bus width(bus width), .block offset(
pic ids offset)) pic ip(
wire i2c_ids_select;
<pre>assign i2c_ids_select = (((paddr >= chip_offset + 'h18C) && (paddr <=</pre>
chip_offset + 'h1AB)) && (psel == 1'b1) && (invalid_address != 1'b1)) ? 1'b1
: 1'b0;
i2c top #(.addr width(addr width), .block offset(i2c ids offset)) i2cm ip(
wire spi_ids_select;
<pre>assign spi_ids_select = (((paddr >= chip_offset + 'h1AC) && (paddr <=</pre>
chip_offset + 'h1D7)) && (psel == 1'b1) && (invalid_address != 1'b1)) ? 1'b1
: 1'b0;
<pre>pi wrapper #(.addr width(addr width), .bus width(bus width),.fifo len(8))</pre>
spimaster csr ip(
wire uart_ids_select;
<pre>assign uart_ids_select = (((paddr >= chip_offset + 'h1D8) && (paddr <=</pre>
chip_offset + 'h1FB)) && (psel == 1'b1) && (invalid_address != 1'b1)) ? 1'b1
: 1'b0;
<pre>uart ton #(addr width(addr width), .block offset(uart ids offset))</pre>
uart topinst(
assign prdata = gpio_ids_prdata timer_inst1_ids_prdata
timer_inst2_ids_prdata timer_inst3_ids_prdata timer_inst4_ids_prdata
pic_ids_prdata i2c_ids_prdata spi_ids_prdata uart_ids_prdata;
<pre>assign pready = gpio_ids_pready & timer_inst1_ids_pready &</pre>
timer_inst2_ids_pready & timer_inst3_ids_pready & timer_inst4_ids_pready &
pic_ids_pready & i2c_ids_pready & spi_ids_pready & uart_ids_pready;
<pre>assign pslverr = invalid_address gpio_ids_pslverr timer_inst1_ids_pslverr</pre>
timer_inst2_ids_pslverr timer_inst3_ids_pslverr timer_inst4_ids_pslverr
<pre> pic_ids_pslverr i2c_ids_pslverr spi_ids_pslverr uart_ids_pslverr;</pre>

endmodule







TCL Script for Assembling Design at SOC Level

#Top level tcl

#Reading files

#Reading Top, including all the IPs files
soc read -search path "idsng" -file "top.sv" -inc dir "idsng" -include

To read IPs or blocks in different formats like IP-XACT, RTL, IDS supported blocks "apb_widget.v,gpio_edge_detect.v,gpio_sync_ff.v,gpio_detect_sync.v,gpio.v,gpio_top.v,sync_f
f.v,comp_vec.v,edge_detect.v,comp_vec_last.v,pic.v,pic_top.v,clockgen.sv,txn_fifo.sv,spi_rd
_txn.sv,spi_wr_txn.sv,spi.v,spi_core.sv,spi_wrapper.sv,i2cm_byte_transfer.v,i2c_block.v,i2c
.v,i2c_top.v,fifo.v,baud_rate_generator.v,uart_rx.v,uart_tx.v,uart.v,uart_top.v,edge_detect
_src.v,prescaler.v,edge_detect.v,timer_inst1.v,timer_core.v,timer_inst1_top.v,timer_inst2_t
op.v,timer_inst3_top.v,timer_inst4_top.v,"

#Reading App Logic for calculation of wind velocity
soc read -search path "../app logic" -file "wind vel logic.sv"

To create the template and the instance like block, interface, etc #Creating Top Wrapper

soc_create -type block -name wrapper_top -port {output [3:0] gpio_out0, output [3:0]
pin_cfg_out_en, output irq_top, output uart_port, output logic spi_port, output i2c_port,
output [31:0] wind_velocity_timer1, output [31:0] wind_velocity_timer2, output [31:0]
wind_velocity_timer3, output [31:0] wind_velocity_timer4} -top -bus ahb







#Adding files to the wrapper

#------#Adding top to the wrapper

To add an instance of an IP/block whose template is already present in the memory either by using a read api or a create api

To connect the instances of IPs/blocks together within a container or connecting them with the container itself #Adding Wind Velocity App logic to the TOP wrapper for timer 1 soc add -type block -target wrapper top -name wind vel logic -inst wind vel logic inst1 #Adding Wind Velocity App logic to the TOP wrapper for timer 2 soc add -type block -target wrapper top -name wind vel logic -inst wind vel logic inst2 #Adding Wind Velocity App logic to the TOP wrapper for timer 3 soc add -type block -target wrapper top -name wind vel logic -inst wind vel logic inst3 #Adding Wind Velocity App logic to the TOP wrapper for timer 4 soc add -type block -target wrapper top -name wind vel logic -inst wind vel logic inst4 #Creating instances at the wrapper file #Connecting top instance to the wrapper file soc connect -dest wrapper top -source inst top ids inst -bus apb #Connecting Wind Velocity App Logic to the TOP wrapper for timer 1 soc connect -dest wrapper top -source inst wind vel logic inst1 -bus apb #Connecting Wind Velocity App Logic to the TOP wrapper for timer 2 soc connect -dest wrapper top -source inst wind vel logic inst2 -bus apb #Connecting Wind Velocity App Logic to the TOP wrapper for timer 3 soc connect -dest wrapper top -source inst wind vel logic inst3 -bus apb #Connecting Wind Velocity App Logic to the TOP wrapper for timer 4

soc connect -dest wrapper top -source inst wind vel logic inst4 -bus apb

soc add -type block -target wrapper top -name top ids -inst top ids inst








#GPIO connections with TIMER

#Connnecting timer_ip "src" port with gpio_ip "gpio_pin0_irq" port soc_connect -source_inst top_ids_inst.gpio_pin0_irq -dest_inst top_ids_inst.timer_inst1_src

#Connnecting timer_ip "src" port with gpio_ip "gpio_pin1_irq" port
soc_connect -source_inst top_ids_inst.gpio_pin1_irq -dest_inst top_ids_inst.timer_inst2_src

#Connnecting timer_ip "src" port with gpio_ip "gpio_pin2_irq" port soc_connect -source_inst top_ids_inst.gpio_pin2_irq -dest_inst top_ids_inst.timer_inst3_src

#Connnecting timer_ip "src" port with gpio_ip "gpio_pin3_irq" port
soc_connect -source_inst top_ids_inst.gpio_pin3_irq -dest_inst top_ids_inst.timer_inst4_src









#Interrupt connections with PIC

#Connnecting timer_ip "timer_inst1_ids_irq" port with pic_ip "src[0]" port soc_connect -source_inst top_ids_inst.timer_inst1_ids_irq -dest_inst top_ids_inst.pic_intr_src[0]


#Connnecting timer_ip "timer_inst2_ids_irq" port with pic_ip "src[1]" port soc_connect -source_inst top_ids_inst.timer_inst2_ids_irq -dest_inst top_ids_inst.pic_intr_src[1]

#Connnecting timer_ip "timer_inst3_ids_irq" port with pic_ip "src[2]" port soc_connect -source_inst top_ids_inst.timer_inst3_ids_irq -dest_inst top_ids_inst.pic_intr_src[2]

#Connnecting timer_ip "timer_inst4_ids_irq" port with pic_ip "src[3]" port soc_connect -source_inst top_ids_inst.timer_inst4_ids_irq -dest_inst top_ids_inst.pic_intr_src[3]

#Connnecting i2cm_ip "i2c_ids_irq" port with pic_ip "src[4]" port soc_connect -source_inst top_ids_inst.i2c_ids_irq -dest_inst top_ids_inst.pic_intr_src[4]

#Connnecting spimaster_csr_ip "spi_ids_irq" port with pic_ip "src[5]" port
soc_connect -source_inst top_ids_inst.spi_ids_irq -dest_inst top_ids_inst.pic_intr_src[5]







irq



#Connnecting IPs "clk" port with wrapper top "hclk" port

soc_connect -source_inst top_ids_inst.gpio_clk -dest wrapper_top.hclk soc_connect -source_inst top_ids_inst.timer_inst1_clk -dest wrapper_top.hclk soc_connect -source_inst top_ids_inst.timer_inst2_clk -dest wrapper_top.hclk soc_connect -source_inst top_ids_inst.timer_inst3_clk -dest wrapper_top.hclk soc_connect -source_inst top_ids_inst.timer_inst4_clk -dest wrapper_top.hclk soc_connect -source_inst top_ids_inst.pic_clk -dest wrapper_top.hclk soc_connect -source_inst top_ids_inst.pic_clk -dest wrapper_top.hclk soc_connect -source_inst top_ids_inst.pic_clk -dest wrapper_top.hclk

#Connnecting IPs "reset" port with wrapper top "hresetn" port

soc_connect -source_inst top_ids_inst.gpio_reset -dest wrapper_top.hresetn
soc_connect -source_inst top_ids_inst.timer_inst1_reset -dest wrapper_top.hresetn
soc_connect -source_inst top_ids_inst.timer_inst2_reset -dest wrapper_top.hresetn
soc_connect -source_inst top_ids_inst.timer_inst3_reset -dest wrapper_top.hresetn
soc_connect -source_inst top_ids_inst.timer_inst4_reset -dest wrapper_top.hresetn
soc_connect -source_inst top_ids_inst.pic_reset -dest wrapper_top.hresetn
soc_connect -source_inst top_ids_inst.pic_reset -dest wrapper_top.hresetn

#Connnecting IPs input port with 0

soc_connect -source_inst top_ids_inst -port {gpio_ext_src,gpio_gpio_in0,spi_MISO} -tie 0







#Connnecting IP output ports with wrapper_top output ports

soc_connect -source_inst top_ids_inst.gpio_gpio_out0 -dest wrapper_top.gpio_out0 soc_connect -source_inst top_ids_inst.gpio_pin_cfg_out_en -dest wrapper_top.pin_cfg_out_en soc_connect -source_inst top_ids_inst.pic_ids_irq -dest wrapper_top.spi_port soc_connect -source_inst top_ids_inst.spi_MOSI -dest wrapper_top.uart_port soc_connect -source_inst top_ids_inst.uart_tx_port -dest wrapper_top.uart_port soc_connect -source_inst top_ids_inst.i2c_sda_out -dest wrapper_top.i2c_port soc_connect -source_inst top_ids_inst.timer_inst1_idswind_velocity_val_r -dest wrapper_top.wind_velocity_timer1 soc_connect -source_inst top_ids_inst.timer_inst2_idswind_velocity_val_r -dest wrapper_top.wind_velocity_timer2 soc_connect -source_inst top_ids_inst.timer_inst3_idswind_velocity_val_r -dest wrapper_top.wind_velocity_timer3 soc_connect -source_inst top_ids_inst.timer_inst4_idswind_velocity_val_r -dest wrapper_top.wind_velocity_timer4







#Connecting Timers to app logic for wind velocity calculation


soc_connect -source_inst top_ids_inst.timer_inst1_idspulse_count_fld_r -dest_inst
wind_vel_logic_inst1.pulse_count_fld_in
soc_connect -source_inst top_ids_inst.timer_inst1_idsresult_val_fld_r -dest_inst
wind_vel_logic_inst1.result_val_fld_in
soc_connect -source_inst top_ids_inst.timer_inst1_idswind_velocity_val_in -dest_inst

wind vel logic inst1.wind velocity out

soc_connect -source_inst top_ids_inst.timer_inst2_idspulse_count_fld_r -dest_inst
wind_vel_logic_inst2.pulse_count_fld_in
soc_connect -source_inst top_ids_inst.timer_inst2_idsresult_val_fld_r -dest_inst
wind_vel_logic_inst2.result_val_fld_in
soc_connect -source_inst top_ids_inst.timer_inst2_idswind_velocity_val_in -dest_inst
wind_vel_logic_inst2.wind_velocity_out

soc_connect -source_inst top_ids_inst.timer_inst3_idspulse_count_fld_r -dest_inst
wind_vel_logic_inst3.pulse_count_fld_in
soc_connect -source_inst top_ids_inst.timer_inst3_idsresult_val_fld_r -dest_inst
wind_vel_logic_inst3.result_val_fld_in
soc_connect -source_inst top_ids_inst.timer_inst3_idswind_velocity_val_in -dest_inst
wind_vel_logic_inst3.wind_velocity_out

soc_connect -source_inst top_ids_inst.timer_inst4_idspulse_count_fld_r -dest_inst
wind_vel_logic_inst4.pulse_count_fld_in
soc_connect -source_inst top_ids_inst.timer_inst4_idsresult_val_fld_r -dest_inst
wind_vel_logic_inst4.result_val_fld_in
soc_connect -source_inst top_ids_inst.timer_inst4_idswind_velocity_val_in -dest_inst
wind_vel_logic_inst4.wind_velocity_out









Generated Wrapper File

`include "../../app logic/wind vel logic.sv" `include "../idsng/top.sv" `include "ahb2apb.v" module wrapper top #(parameter addr width = 'h20, parameter bus width = 'h20, **parameter** wrapper top offset = 'h0, **parameter** top ids offset = 'h0) (output irq top , output uart port , output spi port , input i2c data , input [3:0] ext src, input hclk , input hresetn , input hwrite , input [1:0]htrans , input [2:0]hsize , input [2:0]hburst , input [3:0] hprot , input [bus width-1 :0]hwdata , input [addr width-1:0]haddr , input hsel , output [bus width-1:0]hrdata , output hready , output [1:0]hresp);

wire wire_ahb2apb_wrapper_top_inst_pclk_top_ids_instpclk; wire wire_ahb2apb_wrapper_top_inst_presetn_top_ids_instpresetn;

wind_vel_logic #(.timer_freq('h2faf080), .wind_constant('h3a980)) wind_vel_logic_inst4(.pulse count fld in(

wire_wind_vel_logic_inst4_pulse_count_fld_in_top_ids_insttimer_inst4_idspulse_count_fld_r),

· · ·

top ids #(.NUM TIMER('h1), .NUM SRC('h1), .COUNTER WIDTH('h20), .PRESCALER WIDTH('h20), . NUM INTR SRCS ('h7), .TRANSFER DATA SIZE ('h10), .SLAVE TRANSFER ADDRESS SIZE ('h8), . chip offset (top ids offset), .qpio ids offset (top ids offset), .timer inst1 ids offset (top ids offset), .timer inst2 ids offset(top ids offset), .timer inst3 ids offset(top ids offset), .timer inst4 ids offset(top ids offset), .pic ids offset(top ids offset), .i2c ids offset(top ids offset), .spi ids offset(top ids offset), .uart ids offset(top ids offset), .bus width ('h20), .addr width ('h20), .pic idsintr cfg count ('h7), . pic idsintr cfg address width ('h0), .pic idsstatus count ('h7), .pic idsstatus address width ('h0), .pic idsenable count('h7), .pic idsenable address width('h0), .pic idspending count('h7), .pic idspending address width ('h0), .pic idspost count ('h7), . pic idspost address width ('h0), .pic idspriority req count ('h7), . pic idspriority reg address width ('h0), .pic idsvect addr count ('h7), . pic idsvect addr address width('h0)) top ids inst(.gpio gpio in0(4'h0), .qpio qpio out(), .gpio clk(hclk), .gpio reset (hresetn), .gpio ext src(ext src), .gpio pin0 irq(wire top ids inst timer inst1 src top ids instgpio pin0 irq), . . .): wind vel logic #(.timer freq('h2faf080), .wind constant('h3a980)) wind vel logic inst2(wind vel logic #(.timer freq('h2faf080), .wind constant('h3a980)) wind vel logic inst3(wind vel logic #(.timer freq('h2faf080), .wind constant('h3a980)) wind vel logic instl(

ahb2apb #(.addr_width('h20), .bus_width('h20)) ahb2apb_wrapper_top_inst(

endmodule







Sequence Specification

• Calling standard reset APIs of IPs from top (chip-level)

sequence name	ip			description		
reset_seq	top.i	top.idsng				
	1					
arguments	value	e		description		
reset_val	0					
constants	value	9		description		
variables	value	e		description		
assign	value	a		description		
assign	Value	value		Gesenpuon		
command	step		value	description	refpath	
call		top.gpio.gpio_reset()				
call		<pre>top.timer_inst1.timer_reset_mode()</pre>				
call	top.timer_inst2.timer_i					
call	top.timer_inst3.timer_i	reset_mode()				
call	top.timer_inst4.timer_i	reset_mode()				
write	top.pic.intr_cfg		reset_val			
write	top.pic.status		reset_val			
write	top.pic.enable		reset_val			
write	top.pic.post		reset_val			
write	top.pic.priority_reg		reset_val			
write	top.pic.vect_addr		reset_val			
write	top.pic.isr_addr		reset_val			
call	top.i2c.i2c_reset()					
call	top.spi_reset()					
call	top.uart.uart_reset()					







Sequence Specification - Contd..

- Creating top sequence
- Calling reset sub-sequence and configuration APIs of IPs

sequence name	ip	description	
top_seq	top.idsng		
arguments	value	description	
i2c_slave_addr	0x0000		
i2c_reg_addr	0x0000		
i2c_data_write	0		
pressure_val	0		
wind_val	0		
spi_slave_addr	0x0000		
spi_data_write	0		
spi_trflen	0		
constants	value	description	
variables	value	description	
vel1	0		
vel2	0		
vel3	0		
vel4	0		
pressure done	0		
wind_vel1_done	0		
wind vel2 done	0		
wind vel3 done	0		
wind vel4 done	0		

	step	value	description	refpath
call	reset_seq()			
if(pressure_val){				
call	i2cwrite(i2c_slave_addr, i2c_reg_addr, i2c_data_write, 1)			
pressure_done	1			
}				
if(wind_val){				
for(int i=0; i<5; i++){				
call	top.gpio.gpio_init.out(i,11,1)			
}				
}				
if(top.timer_inst1.control.src_sel){				
call	top.timer_inst1.timer_running_mode(1,0,2)			
vel1	top.timer_inst1.result			
if(vel1!=0){				
wind vel1 done	1			
3				
vel3	top.uner_mst5.uner_running_mode(1,0,2)			
call	top.timer_inst3.timer_running_mode(1,0,2)			
	top.timer_inst3.result			
	top.timer_inst3.result			
if(vel3!=0){				
if(vel3!=0){	top.timer_inst3.result			
if(vel3!=0){				
if(vel3!=0){ wind_vel3_done } }				
if(vel3!=0) { wind_vel3_done } if(top.timer_inst4.control.src_sel) {	1			
if(vel3!=0) { wind_vel3_done } if(top.timer_inst4.control.src_sel) { call				
if(vel3!=0) { wind_vel3_done } if(vel5!=0) { if(top.timer_inst4.control.src_sel) { call vel4	1 top.timer_inst4.timer_running_mode(1,0,2)			
if(vel3!=0) { wind_vel3_done } if(top.timer_inst4.control.src_sel) { call vel4 if(vel4!=0) {	1 top.timer_inst4.timer_running_mode(1,0,2)			
if(vel3!=0){ wind_vel3_done }	1 top.timer_inst4.timer_running_mode(1,0,2) top.timer_inst4.result			
if(vel3!=0) { wind_vel3_done } if(top.timer_inst4.control.src_sel) { call vel4 if(vel4!=0) { } }	1 top.timer_inst4.timer_running_mode(1,0,2) top.timer_inst4.result			
if(vel3!=0) { wind_vel3_done } if(top.timer_inst4.control.src_sel) { call vel4 if(vel4!=0) { wind_vel4_done } } if(pressure_done && wind_vel1_done && wind_vel2_done && wind_vel2_done && wind_vel3_done	1 top.timer_inst4.timer_running_mode(1,0,2) top.timer_inst4.result			
if(vel3!=0) { wind_vel3_done } if(top.timer_inst4.control.src_sel) { call vel4 if(vel4!=0) {	1 top.timer_inst4.timer_running_mode(1,0,2) top.timer_inst4.result			







List of Files Generated

- apb_widget.v 80 lines
 baud_rate_generator.v 27 lines
- 3. clockgen.sv 76 Lines
- 4. comp_vec.v 80 lines
- 5. comp_vec_last.v 63 lines
- 6. edge_detect.v 26 lines
- 7. edge_detect_src.v 30 lines
- 8. fifo.v 100 lines
- 9. gpio.v –745 lines
- 10. gpio_detect_sync.v 62 lines
- 11. gpio_edge_detect.v 15 lines
- 12. gpio_sync_ff.v 22 lines
- 13. gpio_top.v 252 lines
- 14. i2c.v 963 lines
- 15. i2c_block.v 317 lines

- 16. i2c_top.v 218 lines
 17. i2cm_byte_transfer.v 94 lines
 18. ids_top_apb_aggregation.v 459
- 19. pic.v 677 lines
- 20. pic_top.v 293 lines
- 21. prescaler.v 49 lines
- 22. spi.v 950 lines
- 23. spi_core.sv 522 lines
- 24. spi_rd_txn.sv 124 lines
- 25. spi_wr_txn.sv 125 lines
- 26. spi_wrapper.sv 248 lines
- 27. sync_ff.v 24 lines
- 28. timer_core.v 214 lines
- 29. timer_inst1.v 960 lines
- 30. timer_inst1_top.v 175 lines



31. timer_inst2_top.v - 172 lines


- 32. timer_inst3_top.v 174 lines
- 33. timer_inst4_top.v 174 lines
- 34. top.sv 724 lines
- 35. top.v 713 lines
- 36. txn_fifo.sv 112 lines
- 37. uart.v 1138 lines
- 38. uart_rx.v 322 lines
- 39. uart_top.v 223 lines
- 40. uart_tx.v 309 lines
- 41. ahb2apb.v 189 lines
- 42. wrapper_top.sv 207 lines
- 43. wrapper_top.v 215 lines
- 44. sequence related files approx500 lines each UVM and C







Generated Schematic









Generated Top IP-XACT File

wrappe	_top_design.xml x
3 ▽ <	ipxact:design xmlns:ipxact="http://www.spiritconsortium.org/XMLSchema/IPXACT/1685-2014" xmlns:xsi="http://www.w3.org/2001/XMLSchema-instance"
4	<pre>xmlns:xs="http://www.w3.org/2001/XMLSchema" xmlns:soce="http://www.agnisys.com/"></pre>
5	<ipxact:vendor>Agnisys</ipxact:vendor>
6	<ipxact:library>mixed_signal</ipxact:library>
7	<ipxact:name>wrapper_top_design</ipxact:name>
8	<ipxact:version>1.0</ipxact:version>
9 🗸	<ipxact:componentinstances></ipxact:componentinstances>
10 🔻	<ipxact:componentinstance></ipxact:componentinstance>
11	<ipxact:instancename>wind_vel_logic_inst4</ipxact:instancename>
12	<ipxact:componentref library="mixed_signal" name="wind_vel_logic" vendor="Agnisys" version="1.0"></ipxact:componentref>
13	
14 🗸	<ipxact:componentinstance></ipxact:componentinstance>
15	<ipxact:instancename>top_ids_inst</ipxact:instancename>
16	<ipxact:componentref library="mixed_signal" name="top_ids" vendor="Agnisys" version="1.0"></ipxact:componentref>
17	
18 🗢	<ipxact:componentinstance></ipxact:componentinstance>
19	<ipxact:instancename>wind_vel_logic_inst2</ipxact:instancename>
20	<ipxact:componentref library="mixed_signal" name="wind_vel_logic" vendor="Agnisys" version="1.0"></ipxact:componentref>
21	
22 🗸	<ipxact:componentinstance></ipxact:componentinstance>
23	<ipxact:instancename>wind_vel_logic_inst3</ipxact:instancename>
24	<ipxact:componentref library="mixed_signal" name="wind_vel_logic" vendor="Agnisys" version="1.0"></ipxact:componentref>
25	
26 🗸	<ipxact:componentinstance></ipxact:componentinstance>
27	<ipxact:instancename>wind_vel_logic_instl</ipxact:instancename>
28	<ipxact:componentref library="mixed_signal" name="wind_vel_logic" vendor="Agnisys" version="1.0"></ipxact:componentref>
29	
30 🗢	<ipxact:componentinstance></ipxact:componentinstance>
31	<ipxact:instancename>ahb2apb_wrapper_top_inst</ipxact:instancename>







Benefits

- Easier handling of complex and large SoC designs through Tcl like scripts and GUI
- On-the-fly generation
 - IPs and subsystems are automatically generated with support for customization and configuration
- Unencrypted code
- Boosting productivity of SoC design teams significantly leading to faster time-to-market for competitive advantage
- Keeps the development costs lower
- Ensures that semiconductor companies meet the stringent time-to-market requirements for competitive advantage
- Reduces SoC design and development cost significantly







Questions





