2024 DESIGN AND VERIFICATION™ DVCON CONFERENCE AND EXHIBITION JAPAN

Welcome to DVCon Japan 2024

DVCon Japan 2024 Steering Committee
Yoshinori Fukuba, on behalf of Genichi Tanaka, General Chair

accellera SYSTEMS INITIATIVE

DVCon is International Conference

- The largest conference and exhibition for presilicon design and verification
  - Sponsored by Accellera Systems Initiative™
  - International conference held in the US, Europe, India, China, Taiwan, and Japan
  - Conference on standard languages, standard methodologies, tool flows, etc. for the design and verification of electronic systems, ICs, and IP
  - Learn EDA usage methods, application methods for the latest standard languages, and practical techniques
  - Learn best practices specializing in standard design and verification technologies

Conference Sponsor

- Main Sponsor : Accellera Systems Initiative

Accellera GLOBAL SPONSORS

cadence® SIEMENS SYNOPSYS®

Conference Cosponsor

- JEITA
  - Japan Electronics and Information Technology Industries Association
    - Semiconductor & System Design Technical Committee
- IPSJ SIGSLDM
  - Information Processing Society of Japan - SIG System and LSI Design Methodology
- IEEE CEDA ALL JAPAN JOINT CHAPTER
- IEICE
  - The Institute of Electronics, Information and Communication Engineering (IEICE)

DVCon Japan 2024 Steering Committee

General Chair
Genichi Tanaka
ADVANTEST

Vice Chair
Yoshinori Fukuba
Toshiba Electronic
Device & Storage

Accellera Liaison
Dennis Brophy
Siemens EDA

Sponsorship Chair
Takehisa Hashimoto
Sony Semiconductor Solutions

Yoshinari Ojima
Toshib Electronic
Device & Storage

ASP-DAC Liaison
Kazutoshi Wakabayashi
Tokyo University

Technical Program Chair
Fujitsu
Takahide Yoshikawa

Tutorial Chair
Canon U.S.A.
Hiroshi Hosokawa

Exhibition Chair
CM Engineering
Takehiro Suzuki



Shiho Hagiwara
TSMC
Design Technology Japan

Motoki Higashida
Verification Technology

Marketing Chair
Akio Mitsuhashi
EE Tech Focus

Thank You to our Gold Sponsors

cadence®



SIEMENS

SYNOPSYS®

Our Technology, **Your Innovation**™

Thank You to our Silver Sponsors



Thank You to our Exhibitors





Thank you to our Supporters & Media Partners

Registration Sponsor

axiomise®
predictable formal verification

Name Badge Sponsor

Truechip
ISO 9001:2015 Certified

Luncheon Sponsor

SIEMENS

Coffee Lovers

axiomise®
predictable formal verification

EE Tech Focus

Media Partners

semiconportal

EDA EXPRESS

DVCon Japan 2024 - Floor Map



Program Guide

2024 DESIGN AND VERIFICATION™ DVCON CONFERENCE AND EXHIBITION JAPAN

accellera SYSTEMS INITIATIVE

DVCon Japan 2024 PROGRAM

Time	Hall A				Hall I
	General Session				
8:50-9:00	DVCon Japan 2024 実行委員会 委員長挨拶				
9:00-9:30	Accellera Systems Initiative Overview / Technical Committee Update				
9:30-10:30	Keynote: 「半導体が世界を回す」 ~業界を取り巻く国際情勢と安全保証~				
Time	**Hall A**	**Conf E**			
	Tutorial Session				
10:30-11:20	T1 - Cadence Is AI the "magic bullet" for solving the growing IP and SoC verification challenges ?	T2 - Accellera CDC Working Group Hierarchical CDC and RDC closure with standard abstract models			
Time	**Hall A**				**Hall I**
11:20-11:40	***Break for Lunch***				***Exhibition***
11:40-12:30	Siemens EDA Luncheon Session Verification methodologies for high-level synthesis, considering the contrast between RTL design and high-level design				
Time	**Conf E**	**Conf F**	**Conf G**	**Conf H**	**Hall I**
	Paper Presentation				***Exhibition***
12:30-13:00 13:00-13:30	PP1 Verification Technique	PP2 SystemVerilog / UVM	PP3 Automotive	PP4 Protocol Verification	
13:30-14:00				PP5 New Language	
14:00-14:30	***Coffee Break***				
Time	**Conf E**	**Conf F**	**Conf G**		
	Paper Presentation				
14:30-15:00 15:00-15:30	PP6 DSP and HLS	PP7 Formal Verification & Security	PP8 Power & Performance		
15:30-16:00	***Coffee Break***				***Exhibition***
	Tutorial Session				
16:00-16:50	T3 - Steering Committee Portable Stimulus Standard Update	T4 - Siemens EDA Introducing Smart Verification Unleashing the Potential of AI Within Functional Verification	T5 - Steering Committee SA-EDI Update		
16:50-17:40	T6 - Art-Graphics A Subjective Review on IEEE Std 1800-2023	T7 - Synopsys Low Power Verification Using Formal Technology	T8 - Codasip The way we walk around RISC-V		
	Networking and Exhibition				
17:40-20:20					***Networking & Exhibition***

各セッションの詳細はプロシーディングスをご確認ください。
Please see the proceedings for details of each session. → https://www.dvcon-jpn.org/program/proceedings/

2024 DESIGN AND VERIFICATION™ DVCON CONFERENCE AND EXHIBITION JAPAN

accellera SYSTEMS INITIATIVE

DVCon Japan 2024 EXHIBITION

Hall I

A1	Synopsys, Inc.
A2	S2C Japan
A3	Jade Design Automation
B1/B2	Siemens EDA
C1	Real Intent, Inc.
C2	Aldec, Inc.
C3	CM Engineering Co, Ltd.
D1	Axiomise Ltd.
D2	JEITA
E1	Agnisys, Inc.
E2	MachineWare GmbH
E3	Cadence Design Systems
E4	Verisilicon
F1	Baum Design Systems
F2	Truechip Solutions
F3	JEDAT
F4	EasyLogic
G1	Codasip GmbH
G2	Verifore

DVCon Japan 2024 Best Paper Award

ベストペーパーアワードは皆さんの投票によって決まります。スマートフォンやタブレット、PCなどから以下の投票サイトにアクセスし、参加された論文発表について５段階で評価してください。
The Best Paper Award will be determined by your votes. Please access the following site from your smartphone, tablet or PC, and please rate the paper presentation you attended on a 5-point scale.

また今年はベストチュートリアルも表彰します。同じ投票サイトにアクセスし、最も役立つと思われるチュートリアルを１つ選択してください。
This year we will also be awarding a Best Tutorial - please go to the same voting site and choose the one tutorial you think was most useful.

https://www.dvcon-jpn.org/bestpaper

17:40までに投票をお願いいたします。表彰式は18:30以降、Hall I の展示会会場にて行います。

Please cast your votes by 17:40. The award ceremony will be held after 18:30 in the exhibition room - Hall I.

DVCon in other regions

• DVCon Taiwan 2024	September 10 @ Hsinchu, Taiwan
• DVCon India 2024	September 18 - 19 @ Bangalore, India
• DVCon Europe 2024	October 15 - 16 @ Munich, Germany
• DVCon US 2025	February 24 - 27, 2025 @ San Jose, USA

Please vote for
- Best Paper &
- Best Tutorial

Award Ceremony will be held at Networking @ Hall I

For more details please download Proceeding from https://www.dvcon-jpn.org/program

2024 DESIGN AND VERIFICATION™ DVCON CONFERENCE AND EXHIBITION JAPAN

今日1日、DVConをぜひ楽しんでください
Please enjoy your DVCon Today

また懇親会でお会いしましょう！
See you all at Networking！